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Summary 
This thesis describes the design and implementation of a 
Modula compiler for the Bu rroughs 81700 computer, suitable for 
implementing an alternative operating system to that suppli ed 
by the manufacturer. Modula is a modern, high - level multipro-
gramm1ng language designed for real-time applications. The 
81700 is a dynamically microprogrammable computer , with an 
unusual architecture. The i mplementation of Modula on the 
81700 provides an opportunity to investigate some of the rami-
fications of the machine's architecture. The 81700 computer 
is first described, followed by a discussion of the Modula 
dialect implemented. The v irtual Modula machine, implement ed 
in microcode, is presented next. Features and structure of 
the Modula compiler and the 81700 microprograms are discussed, 
and the thesis concludes with some general remarks. Several 
appendices are included. 
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1 . Introduction 
This thesis describes t h e de sign and i mplement a ti o n o f 
the programming language Modula on a Burroughs B1700 co mput e r. 
The work described here can be regarded as a case study of 
software design and touches several broad areas: programming 
language design , compiler construction, virtual machine archi-
tecture design, microprogram design , operating systems. 
Several factors contributed to my choice of a Modula com-
piler implementation for this thesis. First, the Department 
of Computer Science at the Australian National University had 
acquired a Burroughs 81710 computer system for r esearch 
purposes . This machine has an unusual architecture that fa-
cilitates the creation of programming language interpreters. 
Its most distinguishing feature is a truly bit-addressable 
memory . However, the supporting software provided was ill -
suited to the type of use envisaged for the machine. It has a 
batch-oriented commercial ope rating system and implementations 
of popular programming languages (Fo rtra n, Basic, Cobol) o 
Burroughs supplied the ANU with a machine language compiler 
(MIL) because our 81700 would not be used for commercial 
purposes. Unfortunately , accompanying documentation was both 
meager and out of date. No information at all was provided on 
the operating system interface. To make effective us e of th e 
machine alternate software would have to be provided . Se co nd , 
the programming language Mo dula had j ust appea r ed . De s ig nea 
by Niklaus Wirth, the creator of Pascal, Modula is a Pa sc a l 
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derivative to which multiprogramming facilities (e .g. pro-
cesses and signals) are added. A construct for environment 
control -- the module -- is also provided. The initial design 
goals of Modula are to provide an efficient high-level lan-
guage for dedicated computer systems that can invade some of 
the remaining bastions of assembly language coding such as 
process control and input/output device drivers. Finally, I 
was interested in embarking on a project involving a signifi-
cant amount of implementation work. 
An implementation of Modula for the 81700 that would run 
on the bare machine that is, without the Burroughs-supplied 
operating system -- would provide the means for implementing 
an operating system that would enable straightforward access 
to the architecture of the 81700. I therefore decided to em-
bark on such an implementation. This decision also enabled me 
to investigate the properties of the 81 7 00 architecture at the 
same time. 
I set a number of subgoals in pursuit of the 81700 Modula 
compiler . These were not tackled one at a time, but instead 
work proceeded on them concurrently, so that ideas developed 
in one area lead to modifications in other areas. With these 
goals came constraints I set for myself . Reasons for them 
varied -- some were to keep the size of the project within 
bounds whlie others were merely arbitrary. 
The first task was to define a version of Modula more 
suited to the 81700 . Modula as defined by Wi rt h was in part 
targeted at the PDP-11 computer . These machine-specific areas 
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are for the most part confined to device modules, so these had 
some alterations made to them. Some features of Pascal not 
included in Modula by Wirth have been r e introduced -- chief 
among these are subrange types and record variants. 
Extensions related to efficiency are made. Two dialects of 
Modula are provided: SModula , or System Modula, which contains 
some extensions related to operating system implementation; 
and UModula (User Modula) which has features related to device 
handling and operating systems removed , but has other 
features , primarily those pe r taining to file handling, added. 
In line with the design of the 81700 , a virtual Modula 
machine (the M-machine) needed to be defined . The resulting 
design was guided by the following criteria: first , the M-
machine was to be targeted specifi c ally at the 81700. This 
allowed me to make the most effective investigation and use of 
the 81700 architecture . If this cr i terion had not been set, 
if instead I tried to devise a M-machine that could be effec-
tively implemented on several machines , then my own explora-
tion of the ramifications of the 81700 architecture would have 
been hampered, Second , efficiency in both time and space was to 
be an important consideration. This constraint is in part im-
posed by the model of the B1700 computer available; a m1n1mum 
configuration consisting of the slower 81700 series processor 
(the 81714) and only 64K (8-bit) bytes of main memory. Also, 
since the implementation of Modula and an operating system are 
not ends in themselves but a re intended to aid other projects 
on the 81700, efficiency becomes more important. 
3 
Given the above two descriptive efforts , a compiler 
needed to be written. I decided to write a cross -co mpiler on 
the ANU ' s Univac 1100 series machine in Pascal, since the 
81700 as it stood was totally unsuited to program development, 
and there was no implementation of Pascal available on it. 
The compiler was to be written with such discipline that it 
would be almost a mechanical process to convert the Pascal 
code to UModula. Also , the compiler would consist of multiple 
passes 1n an effort to keep its size down. Thus, when the 
81700 Modula operating system was ready the compiler could be 
ported from the Univac with relative ease. 
Two other important programs needed to be written in 
81700 machine language . One of these was a stand-alone low 
level monitor and I/0 device driver package. This would pro-
vide facilities for hexadecimal memory and r eg ister 
interrogation, and primitive peripheral data transfer. The 
I/0 package would enable relatively simple I/0 operation di-
spatching and interrupt handling. (The 81714 hardware con-
tains a very primitive I/0 interface). The other machine lan-
guage program needed was the M-machine interpreter itself. 
The remainder of this thesis 1s organised as follows : 
chapter 2 is an overview or the Burroughs 81700 machine with 
emphasis placed on those features (and flaws) that have parti-
cular impact on this project. Chapter 3 d isc usses the Modula 
language and the changes, extensions , and clarifications made . 
The virtual Modula machine is described in chapter 4. Chapter 
5 covers the design and implementation of the Modula compiler. 
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The machine language programs are presented 1n chapter 6. The 
last chapter contains concluding remarks. 
follow . 
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Several appendices 
2. Overview of The 81700 Computer System 
In this chapter I will describe the 81700 computer system 
as supplied by Burroughs , and point out those aspects that 
helped motivate this project , along with those aspects that 
have an impact on the design of the B1700 Modula system. 
2 . 1 . The 81700 Machine Architecture 
The 81700 computer 1s a dynamically microprogrammable 
machine . Microcode and other data may share the same memory 
space (the B1720 processor has a separate writable control 
store that speeds mic r ocode execut i on) . The B1710 processor 
executes a typical micro i nstruction in 500 nsec , while the 
faste r B1 7 20 takes 166 nse c. 
The B1700 has a large number of r eg i sters. Some re -
gisters have subportions that are separately addressable. The 
r egisters and their functions are tabulated below. 
1 . ) X and Y Registers 
The s e two 24 bit r egisters are the inputs to the 
processor ' s arithmetic and ·1og ical unit (ALU) . A set 
of r ead-only result registers are defined from which 
results of adding , subtracting, etc. the values in X 
and Y may be moved . 
2.) T Register 
This 24 bit register 1s used to isolate arbi-
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trary bit fields. It is particularly useful 1n 1n-
terpreters for extracting subfields of virtual in-
structions for further interpretation and 
. 
manipulation. Each 4 bit nibble of the T register 
may be individually addressed as TA through TF. 
3.) L Register 
This general purpose register can be used to 
hold intermediate results, and also is addressable to 
the nibble as LA through LF. 
4.) F Register 
This 48 bit register is divided into the 24 bit 
FA and FB registers. FA (field address ) is used to 
address main memory for read/write microinstructions. 
FB is further subdivided into the 4 bit FU and FT 
fields , and a 16 bit FL (field length) register, 
which may also be referenced from read/write 
microinstructions . 
5 . ) M Reg is t er 
This 16 bit register holds the next microin -
struction to be executed . 
6.) A Register 
This 1s the 18 bit microinstruction address 
register . It can address microinstructions only on 
16 bit boundaries (its low order 4 bits are always 
zero) . ote that this register can only add r ess mi -
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croinstr uction s 1n t he first 32K bytes of memory . 
7 . ) BR and LR Registers 
These 24 bit registers may be used as base and 
limit addresses for specifying the range of memo r y 
that may be referenced. The B1710 processor mode l 
does not use them for anything but storage locations, 
but the 81720 uses them to validate addresses in the 
FA regist er . 
8 .) TAS Register 
TAS -- the top of A- stack -- 1s a register that 
may be used to access a 16 entry (32 entries on the 
B1720) hardware stack , used primarily to hold return 
addresses for subroutine calls. Moving a value to 
TAS pushes it onto the A-stack , moving from TAS pops 
it . 
9 . ) C Register 
The C (control) regist er 1s used to contai n 
various condition bits and parameters to the ALU . It 
contains the four 4 bit regist ers CA, CB , CC, and CD, 
and an 8 bit register CP . CA and CB are for scra tch 
use , while CC and CD contain interrupt and other pro-
cessor flags . CP contains (among other things) the 
bit length of the ooerands in the X and Y regis ters 
so that the result reg isters will contain values of 
corresponding lengths . 
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10.) Result Registers 
These regi sters a r e outputs from the ALU (the 
inputs are X and Y). They may be used as sources 
only -- values may not be stored in the result 
registers . The possible results are: 
Logical sum ( "OR 11 ) 
Log i ca 1 prod u c t ( 11 AND 11 ) 
Logical difference (exclusive " OR ") 
Complement of X 
Complement of Y 
XORY 
XANY 
XEOY 
CMPX 
CMPY 
MSKX Low order bits of X -- the number of bits 1s 
determined by the CP register 
MSKY 
SUM 
DIFF 
Low order bits of Y 
Sum of X and Y 
Difference of X and Y 
11 . ) Scratchpad registers 
There are 16 48 - bit scratchpad registers -- SO 
through SlS. Each such register may be a dd re ssed as 
two 24-bit registers, e.g . SlA and SlB . Scratchpad 
registers may be used for any purpose by 
microprograms. 
12 . ) I/0 Registers 
The CMND r egiste r is used to present commands to 
the I/0 controllers, and the DATA register to send 
data to and recieve data from the cont r ollers . These 
registers are 24 bits wide and are further discussed 
below . 
13 . ) Condi tion Registers 
A variety of 4-bit registers are provided that 
contain bits indicating conditions such as X=O , X>Y , 
interrupt has occurr ed, etc . 
The 81700 microinstruction set is vertically organised, 
each instruction is 16 bits wide-. 
tions will be discussed here. 
Several important instr uc -
I n conjunction with the T r egister , several microinstruc-
t i ons p r ovide extremely flexible manipulation of arbitrary bit 
fields . In addition to shift/rotate instructions (whic h shift 
a specified number of bits , not just one) , the 81700 is 
equipped with the EXTRACT mi c r oinstruction. This instructi o n 
allows an arbitrary bit f i eld , from 1 to 24 bits long and 
sta r ting on any bit in the T r egister , to be extracted , 
ri gh t- justified , and mo v ed to any of the X, Y, L, or T 
registers . Th i s facility i s invaluable when various fields 
a r e being ext r acted from vi r tual machine code instructions . 
Main memory 1n the 81700 1s addressable to the bit, and 
the r e is no speed penalty for starting a reference that 1s not 
on 8 - bit , 16-bit , etc . boundaries . This single 
cha r acte r istic , more than any other , is what makes the 81 7 00 
inte r esting to researchers . Combined with the micro instr uc -
tion set tailored to the implementation of int e rpreters, the 
81700 has an unusual degree of flexibility. 
read/write memo ry microinstruction: 
Consider the 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Opcode= 
0111 
. To/ . Count 
. Frm . Variants 
Reg . Fld. 
. Dir . 
Field Length 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
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The to/from bit indicates read or write memory. The count 
variants indicate whether or not to increment and/or decre ment 
the FA and FL registers by the field length after t h e 
instruction. The T, L, X, or Y registers may be specified as 
the source/destination register for the transfer. The field 
direction bit indicates whether or not FA addresses the first 
bit to be transfered or the bit beyond t he last bit . The 
field length indicates how many bits to read or write -- 1 
through 24 . The kind of power inherent in this instruction 
frees the machine architect/language implementer from conven-
tional limitations. 
This is not to say that writing interpreters 1s easy. 
The 81700 machine language -- despite its unusual flexibility 
-- is still a microprogramming language. Many of the awkward 
features of vertical microcode 1s still present (such as memo-
ry refer ences being restricted to a few instructions, and 
arithmetic operations being possible on a ve r y limited subset 
of machine registers). 
Considering the interesting architecture so far 
described, it is unfortunate that the input/output facilities 
of the 81700 are so primitive . All I/0 is via the CMND and 
DATA reg~sters. There is no OMA, and no hardware interrupts. 
Each device ( in some case several) have an I/0 controller. 
All data transfered are buffered in the controllers, and so 
must be transfered into or out of a register one byte at a 
time (two for disks) 1n a microcoded loop. When a controller 
finishes a requested operation , it sets the I / 0 complete bit 
11 
(in one of the condition registers) . All microprograms must 
periodically check this bit to see if any I/0 device needs 
servicing . 
Another unfortunate characteristic is that so me I/0 de -
vices (notably the card reader and line printer) operate on 
the EBCDIC character set. Even the RS232 port translates in-
coming ASCII to EBCDIC, and outgoing EBCDIC back to ASCII . 
A final difficulty is the almost total lack of hardware 
support for memory protection or protection of privileged 
operations . The B1710 processor has no support whatsoever in 
this area , and the 81720 processor has a very primitive memory 
protection facility , which is itself not protected. 
Neve rtheless, the a rc hitecture of the Bl7DO makes it a 
useful machine for research purposes. For example, other 
machines, perhaps only an abstract or paper one, could be emu-
lated with relative ease, allowing their characteristics to be 
more fully explored without the cost of buying or building 
one . Also , many abstract machines have been invented to serve 
as the target languages of machine - independent compilers (such 
as Pascal P-code [Nori 1976], BCPL [Richards 1969], and 
SN0BOL4 [Griswold 1972]). Interpreters may be written to 
' 
directly emulate these machines , Nithout either translating 
them to the native language of some available host machines or 
having to write an interpreter on a machine ill-suited to the 
task of interpreting . 
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2. 2. Software on the 81700 
Burroughs provides a range of software with the 81700. 
MCP (Master Control Program) 1s the operating system. It is a 
very large, multi-user operating system providing many facili-
ties normally associated with larger computers . It (in common 
with most 81700 systems software) 1s written predominately 1n 
SDL -- the System Development Language . SDL was developed 
specifically fo r the 81700, and the SDL compiler generates 
code for an abstract SDL machine , which is interpreted by the 
SDL interpreter . MCP provides a segmented, virtual memory, 
and thus swaps 1n segments of itself and other programs when 
needed. 
The user interface to MCP is that of a conventional batch 
operating system ; more suited to cards than to interactive 
use. 
Also supplied are COBOL, · BASIC, FORTRAN, and SDL 
compilers , along with conventional utilities for such jobs as 
file management , sorting and merging, etc . These, like MCP , 
are large , segmented programs written in SD L. The compilers 
generate code for different interpreters, and concurrent exe-
cution of multiple inte r preters is supported by MCP . 
To noncommercial B1700 customers Burroughs distributes 
the MIL compil er -- the Micro Implementation Language . This 
is essentially the 81700 assembler. MIL has something of the 
flavor of COBOL, in that the various commands are designed to 
read like stilted English fragments: 
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MOVE XTO Y 
READ 10 BITS TOT INCREMENT FA 
(For a small taste of MIL see Appendix D.) An alternative 
81700, called BML, has been written at the University of 
Newcastle upon Tyne [Snow 1974] from the design in [DeWitt 
1973] . It has a more Algol-like flavor than MIL (for example, 
register moves are coded 11 r egl := reg2"). This program is not 
currently available at ANU , however . 
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3. Modula for the 81700 
The complex system described in the previous chapter does 
not sit well with either use of the 81700 for research or with 
the small configuration at ANU . All too often the system 
thrashes , paging segments into memory from disc only to di-
splace them for other segments. Compilation rates of MIL and 
SDL programs is measurable in the tens of lines per minute. 
For an environment where program development -- compilation, 
test , change , and recompile -- is the order of the day, such 
throughput is quite unacceptable. 
The interface to MCP from user interpreters is both high-
ly complex and almost totally undocumented . Even the simplest 
tasks are a chore for the interpreter writer. The MCP conven-
tions impose considerable restrictions, detracting from the 
primary task of interpreter development . To be fair to 
Burroughs, the system is not intended to be used in this 
manner . Most 81700 users would use Burroughs-supplied compil-
ers and interpreters . 
Fo r our purposes, however , the 81700 system as supplied 
is inadequate . Even if the performance were improved , the 
other constraints -- invisible in a nonacademic environment 
still are too great. To make effective use of the 81700 as a 
research tool, a different environment should be provided. 
Assuming that relatively little can be done about improv-
ing the hardware , how can we overcome the shortcomings of the 
81700 software? For a start, MCP must go. The poor user and 
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microcode interfaces, and the plethora of unnecessary features 
make MCP an unsuitable foundation from which to work. A much 
simpler, memory resident single user operating system oriented 
towards interactive use would be a marked improvement. A sim-
ple microcode interface could be designed that imposed minimal 
restrictions on the interpreter writer. A small operating 
system means that most compilers and other utilities would fit 
1n memory with no problems with thrashing. 
Of course, without MCP, all of the compilers running und-
er MCP would no longer be available. The only one of these 
that would really be missed is MIL. During the implementati on 
of the new operating system this restriction would not be 
great. Once the new operating system was running, a MIL re-
placement could be provided. 
Now the question arises: 1n what language should the new 
operating system be written? The only stand-alone language 
(i . e . not requ1r1ng an operating system to be used) provided 
by Burroughs was SDL; but SDL is highly interdependent on the 
design of MCP , so it cannot be used. We were left with no al-
ternative but to write a compiler for some language in which 
to implement the new operating system. 
Some possible candidates for the new systems p~ogramm1ng 
language included BCPL, C [Kernighan 1978] , Concurrent Pascal 
[Brinch Hansen 1975], and Modu la [Wirth 1977a]. 
BCPL and Care not multiprogramming languages 
are no language facilities for concurrent processes . 
there 
1/1/h i 1 e 
both of these languages have been used to implement successful 
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operating systems , a mode rn concurrent programming language 
would be more desirable . 
Con cur r ent Pascal was available with a ( r elatively) 
ma chine-ind ependent compile r and a single user operating sys-
tern called SOLO . However, Concurrent Pascal does not fulfill 
the needs of users to run non - Pascal programs. Furthermore, 
Concurrent Pascal has no facilities for generalized contro l of 
system resources such as memory . This is understandable, 
since Concurrent Pascal was not designed as a generally usefu l 
systems programming language, but rather as a testbed for re-
search into high-level language constructs for concurrent 
programming . 
Modula was a relatively new language when this project 
commenced . It was designed for efficient use in r eal - time 
environments . With small additions , Modula would provide a 
realist i c basis for an ope r ating system implementation lan -
guage on the 81700 . 
The remainder of this chapter starts with an overview of 
the language Modula . Desc r iption and discussion of changes 
and extensions made to adapt the language to the 817 00 will 
follow . No attempt will be made to be exhaustive, but all i m-
portant areas will be covered . 
3 . 1 . Overview of Modula 
The programming language Modula was fi rs t defined in 
[Wi r th 1977a]. Discussion of its implementation (for the 
PDP-11 computer) and use appeared in the companion papers 
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[Wirth 1977b] and [Wirth 1977c] . Derived from Wirth's earlier 
language Pascal [Wirth 1971] , it can be viewed as a simplified 
version of Pascal with facilities added for multiprogramming. 
The features of Modula , like most other multiprogramming 
languages , can be conveniently be separated into three areas: 
the sequential programming features , the concurrent pro-
gramming features , and the machine-dependent programming 
features . 
3 . 1 . 1 . Sequential Programming Features of Modula 
The sequential programming facilities of Modula are for 
the most part a subset of those of Pascal. Its data types, 
control structures , and procedures are strongly reminiscent of 
Pascal ' s , although fewer or simpler features are provided in 
each area . The most important new addition to sequential 
Modula is the module which se r ves to encapsulate a group of 
other Modula objects and control access to them . 
Modula provides integer , char, and boolean as the basic 
data types available . Scalar types may be defined as in 
Pascal . The array and record are the only data type structur-
ing facilities made available. Records do not have variant 
parts . A predefined type bits is provided with the definition 
ar r ay [O .. n] of boolean 
where n is implementation dependent . A bits value is intended 
to fit into one machine word . Several predefined procedures, 
such as among(i , b) which determines if the ith bit is set 
(true) in the bits expression b , act on the bits type. Set , 
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file , and pointer types a re not i ncluded 1n Modula . 
Variables decla r ed at static level O (corresponding to 
the ma in program block or modules declared at level 0) may be 
given initi al values. The initialization part of a Modula 
block appears just before the keyword begin and has the form 
initializationpart 
value { ident " - 11 initialvalue " " } 
initialvalue · · -
constant " [ " repeatcount 11 ]" initialvalue 
11 
( " ini tialvalue { II II 
' 
initialvalue } " ) " 
(Braces {} mean repeat zero o r more times .) For example , 
va r a : ar r ay [l .. 10] of 
r e cor d a , b : integer end 
val ue a = ( [4 ] (1 , 3), (-4 , 6) , [SJ (0 , 0)) 
Modula contains a set of control structures ver y similar 
to Pascal . The assignment and procedur e invocation stat ements 
are the basic forms . Modula has if, case, while , repeat, 
with, and loop statments . Unlike Pascal, all of these state-
ments have a terminator so that the compound statement begin 
end was not included . For example , 
if a= 0 then sl ; s2 end 
1s an if statement . The for statement of Pascal 1s replaced 
by the more general loop statement which has tne form 
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loop 
statements 
when b exit 
statements .... 
when b do statements .. . exit 
etc . 
. . . 
end 
The prov1s1on of this powerful control structure enabled the 
abandonment of goto statements. 
Recursive procedures and functions are provided 1n 
Modula. Parameters may be passed either by constant or by 
variable. Constant parameters, signaled 1n the formal para-
meter list by the keyword const , may be referenced from within 
the procedure or function body but may not be assigned a 
value . Constant parameters may be expressions in the actual 
parameter list . Variable parameters, indicated by the keyword 
var , must be variables in the actual parameter list and may be 
both referenced and assigned from within the routine body. 
Note that both parameter types may be implemented by passing 
addresses . 
Arrays whose bounds are not specified 1n the formal para-
meter list may be supplied as parameters when an array tem-
plate is given 1n the formal parameter list. For example, a 
procedure headed 
procedure error(msg array [intege r] of char); 
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could be called via 
error( ' Invalid syntax ' ) 
or 
error('Constant identifier may not be assigned a value') 
The standard functions high(a) and low(a) permit the bounds 1n 
a particular call to be interrogated. 
A block forms a collection of named objects which are de-
fined by constant, type, variable, and procedure declarations. 
A procedure body has the form of a block. The objects in a 
procedure's block come into ex ist ence only when the procedure 
is activated. These objects a r e otherwise nonexistent. 
Modula introduces the module as a means of imposing control 
over access to objects. A module is a block whose objects 
come into existence when the block in which the module is de-
clared comes into existence . However , access to the objects 
in the module is restricted by lists of identifiers at the 
head of the module . The define - list contains the names of 
those objects accessible outside the module. The use - list 
identifies those objects outside the module which may be ref-
erenced from within it . 
below. 
Examine, for - instance, the module M 
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1 . {declare a} 
2 . module M; 
3. define b,c; 
4 . use a; 
5 . {declared} 
6 . module MM; 
7 . define c,e; 
8 . used; 
9 . {declare c , e,f} 
10 . {c (declared at line 9), d (at 5), e (9), 
11 . and f (9) are accessible here} 
12 . end MM ; 
13 . procedure b ; 
14 . {declare f} 
15. {a (declared at line 1), b (at 13), c (9), 
16 . d (5) , e (9), and f (14) are accessible 
17 . here} 
18 . end b ; 
19 . {a (declared at line 1}, b (at 13), c (9), 
20. d (5), and e (9) are accessible here} 
21 . end M; 
22. {a (declared at line 1), b (at 13), and C (9) 
23 . are accessibl e here} 
Identifiers in a define list a re said to be exported, while 
those 1n a use list are i mpo r ted . Some special restrictions 
apply to access to exported objects outside the module 1n 
which they are declared depending upon Nhat class they belong 
to . Exported variables may not be assigned to . Details of 
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the structure of a data type are not available, only the name. 
Thus , other than · assignment, no operations on variables of 
that type may be performed other than those also exported from 
the module. In this way , the module of Modula provides simi-
lar data abstraction facilities to the cluster of Clu [Liskov 
1977] , the form of Alphard [Wulf 1976], and the module of 
Euclid [Lampson 1977] . 
3.1 . 2 . Concurrent Prog r amming Features of Modula 
To the sequential programming facilities of Modula Wirth 
has added a small set of multiprogramming constructs. 
are processes , signals , and interface modules. 
They 
A process has the same form as untyped procedures. It 
may be initiated from the ma i n process. A process initiation 
has the same form as a procedure call . Once initiated, a pro-
cess proceeds independently f r om all other processes. This 
separate control thread continues until control passes to the 
end of the process ' s block . 
process may be initiated . · 
Multiple instances of any one 
To be of any use processes must interact with each other. 
The signal provides the means for processes to synchronize 
their actions . A signal is a data type that may not be 
assigned . Instances of signals are created via var 
declarations, e.g . 
var 
sl , s2 : signal; 
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Three predeclared procedures are provided to manipulate 
signals . Processes may wait on a signal via WAIT (s), send a 
signal to a waiting process via SEND(s), and test the status 
of a signal using the boolean procedure AWAITED(s) . Each sig-
nal sent restarts one waiting process. A process may wait in 
a particular delay rank (each rank is identified by a unique 
integer) send always restarts a process with the lowest de-
lay rank of those waiting on the signal . Within a delay ra nk, 
send affects processes in a first-come - first-serve manner. 
The design of signals was made with ease of implementa-
tion on a unit processor in mind. A currently executing pro-
cess will continue without interruption until it performs a 
wait or send operation . A wait operation causes the waiting 
process to be suspended and some other ready process to be 
resumed . A send operation suspends the sender and resumes the 
process that received the the signal. (If no process was 
waiting on the sent signal then send has no effect . ) Thus 
there is no need to provide a timeslicing mechanism to switch 
control between processes on a periodic basis. 
Mutual exclusion of access to variables by concurrentl y 
executing processes is accomplished by the interface module. 
The critical sections are the bodies ~f any procedures ex-
ported from these modules . This construct corresponds to the 
monitor of Hoare [Hoare 1974]. Unlike the monitor, however, 
more than one process may be currently executing in the inter-
face module as long as no more than one of them is not waiting 
on a signal or sending a signal. This exception eases the 
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implementation as well as corresponding to common patterns of 
usage . Some criticism has been leveled at this decision, par-
ticularly with respect to the send operation [Richardson 
1979] . It is suggested that a send operation in an interfac e 
procedure not delay the sender . However this complicates the 
implementation of interface modules, and as Wirth points out, 
if the send operation is the last action performed before 
leaving the critical region, as is the case in a 
producer/consumer environment , then there is no difference be-
tween the two schemes. 
3 . 1 . 3 . Machine-Dependent Programming Features of Modula 
A Modula program , to be _of any use , must be able to com-
municate with the machine's I/0 devices. When doing this ef-
fective use must be made of the I/0 architecture of the 
machine on which the Modula program is to run. 
Machine dependent features are (almost) all confined to a 
special type of interface module called the device module. 
(The data type bits is the most obvious exception.) Within a 
device module the device process is declared. Conceptually 
speaking , this process encompasses the device driver code, 
i11terrupt handler, and the action per-formed by the device 
itself . The last of these 1s represented by the special 
statement doio . When doio 1s executed by a device process 
execution will not proceed until an interrupt is sent by the 
device. Like wait, doio is a singular point in an interfa c e 
module where other processes may be allowed in (via exported 
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procedures). 
Due to the time-critical nature of the actions that typi-
ca.lly would be performed by a device process it is considered 
to execute at a higher priority than other processes. o 
non-device process will proceed (in a unit processor 
configuration) wh il e there is a device process that needs 
serv1c1ng; i.e. not hung on a wait or a doio. Thus, when an 
interrupt arrives , any currently executing normal process will 
be suspended and the device process started immediately. When 
it relinquishes control again the suspended process will be 
resumed. For the same reason a special case is made for send 
operations that occur in device processes. In this case they 
do not delay the execution of the device process. 
3 . 2 . 81700 Modula 
Certainly, to use Modula on the 81700 some changes, espe-
cially within device modules, will be needed. As described 
below, I have made more than a minimum number of changes and 
extensions for a variety of reasons. Most important are : 
1 . ) 
2 . ) 
Necessity . Some changes (to doio, for example) had 
to be made for Modula to run on the 81700 at all. 
Efficiency . Some features were added for the sake of 
efficient use of the resultant Modula implementati on . 
The reintroduction of subrang e types and the subarray 
extension were among these. 
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3 . ) Ease of implementation . A restricti ori on the use of 
recursion is an example of a change made to ease the 
implementation process. 
4 • ) Utility. Some facilities were added because the ap-
peared to be generally useful. For example , a new 
standard function BTS(x) was defined to convert in-
teger expressi o ns to bits expressions. 
5 . ) Intended use. The use of Bl 700 Modula as an systems 
implementation language prompted (for instance) the 
definition of the SModula and UModula dialects. 
6 • ) Used in compiler. Features of Pascal that are used 
frequently in the Modula compiler were added to B1700 
Modula to ease the eventual porting of the compiler. 
For statements are an example. 
7.) Whim. Some changes I have made are only marginally 
justifiable by other criteria. These can be put down 
to whim and personal taste. (Example : the standard 
functions INTEGER() and CHAR() have been renamed 
ORD () and CHR () . ) 
The changes and extensions discussed below are divided 
into three areas: those that are common to both SModula and 
UModula, those specific to SModula, and those specific to 
UModula. 
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3.2.l. Common Changes and Extensions f o r 81700 Modula 
3.2.1.1. Subrange Types 
The subrange data type (as 1n Pascal) was rei n tro duced to 
81700 Modula . This permits storage allocation to occur at th e 
bit level. For example, the type nibble defined by 
type nibble = 0 . . 15; 
could be allocated 4 bits instead of the 24 bits allocated t o 
the type integer . Without subrange types the bit-
addressability of the 81700 would not have been properl y 
exploited . Of course, this also enhances the space efficiency 
of 81700 Modula programs an important consideration when 
only a small main memory 1s available. 
An accompanying decision was to bit-pack all record 
structures . This includes procedure activation records as 
well as data records. These two decisions are mutually de-
pendent -- one without the other would be pointless. These 
decisions were among the first made, and had a significant im-
pact on many areas of M-machine design (see chapter 4). 
3.2.1 . 2 . Record Variants 
Discriminated record variants as 1n Pascal were added t o 
81700 Modula . (The anonymous form was omitted, however.) 
Variants are extensively used in the Modula compiler. Wit hout 
them, a transported compiler would have needed substantially 
more space to run. I also would anticipate heavy use of vari-
ants in operating system data structures. The record variant 
can have great impact on the space efficiency o f a progr am . 
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Since 81700 Modula variants are adopted straight from 
Pascal, they suffer from the same major flaws -- without ex-
tensive runtime checks, type security can be easily violated. 
I considered other forms of data type unions but rejected the m 
as being too awkward and too difficult to emulate in the 
compiler . While a programmer may violate type security , 
program security is unaffected since there is no pointer type 
in 81700 Modula . A UModula program running under a SModula 
operating system would be unable to corrupt memory areas out-
side of the record itself in this way . 
3 . 2 . 1 . 3 . Lexical Considerations 
Several small changes were made in the representation of 
a p r ogram . 
1 . ) The token " .. " i s used instead of "· 11 in range 
s p ec i f i cations . 
2 . ) An integer constant may be represented in hexadecimal 
by surrounding it with 
10 . 
IT .!j. II 
TT characters: #la# = 26 base 
3 . ) Similarly, character constants may be represented in 
hexadecimal by appending 9 trailing "C" : #f 2#c = "2" . 
4 . ) The type char corresponds to the EBCDIC character 
set . I would have prefered ASCII but the 81700 hard-
ware recognises EBCDIC only . 
S . ) Upper and lower case letters are not distinguished 
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outside of character or string constants. 
6 . ) The underline character ( ) 1s legitimate after the 
first character of an identifier. 
not a blind . 
It is significant, 
7 . ) Unlike many compilers, all characters in an identifi-
er are significant regardless of the length of the 
identifier. I find it immensely frustrating to use 
compilers which either limit identifier length to 
some absurdly low value (like 6 or 12 characters) or 
(even worse) ignore those characters after a certain 
length. The effort involved 1n recogn1s1ng 
arbitrary- length identifiers 1s not sufficiently 
great to justify such approaches . The only limita-
tion the 81700 Modula compiler places on identifiers 
is that they must fit on one line. 
8 . ) String constants may continue for more than one line 
by coding two (or more) string constants on succes-
sive lines . They will be concatenated when scanned. 
Nothing (including comments) must appear between the 
constants except blanks and line boundaries. For 
example, the string 
" This 1s a long string constant." 
may be written 
"This 1s a long " 
"string constant." 
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3 .2.1.4. Arrays 
The array 1s the primary source of potential program se -
curity violations 1n Modula. An unchecked a~ray index can al-
low random stores to occur. Since t h is 1s one of t he most 
common programming errors to occur, and since the organisation 
of the M-machine makes array bounds checking relatively cheap, 
1n 81 70 0 Modula programs all array bounds are checked before 
they are used. This may not be optionally turned off . 
As with records, I have chosen to bit-pack all arrays. 
Thus if an array element has 4 bits and the a rray is 10 ele-
ments long, 40 bits will be allocated to the array . 
In operating systems, it is quite common for blocks of 
data to get moved from one place to another . For example, 
file transfers involve moving data to and from system buffers 
and user areas. It is important that these types of opera-
tions be performed with at least mode rate efficiency. This 
consideration, in addition to simple utility, prompted the 
subarray extension . 
If Vis an array variable (including a subarray variable) 
then V[lwb .. upb] 1s a subarray of that variable including 
all those elements of V between the lwb 'th and the upb'th 
inclusive. Lwb must be less than or equal to upb. Suppos e , 
for example, that V = 11 1234 56789 11 ; then V[3 .. SJ = "3 45 11 • 
Assignment of subarrays (and by extension, all arrays 
with differing bounds but the same element type) p roc eeds low-
est element of source to lowest element of destination , next 
lowest element of source to next lowest element of 
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destination , etc ., effectively in parallel. If there are mor e 
elements in the source subarray than in the destination sub-
array then the final elements of the source are not 
transfered. If the opposite is true, then the final eleme n ts 
of the destination are not altered . Since this operation pro-
ceeds in parallel the destination gets the appropriate value 
even if the source and destination subarrays overlap . 
A subarray may be passed to a procedure only if the for-
mal parameter was an array template. 
A more whimsical extension is the array initialization 
assignment . If Vis an ar r ay (or subarray) with elements of a 
scalar type , and Sis an exp r ession of that element type , then 
V: =S gives all elements of V the value S. This is useful for 
blanking out s t rings , for example . 
The suba r ray was the most complicated extension to B1700 
Modula to implement . 
3 . 2 . 1 . 5 . Pr ocedures 
The Modula specifications state that procedures may be 
recursively invoked . This presents problems when arranging 
storage allocation fo r processes . When recursion is possible, 
one cannot determine how much sto r age_ to allocate for each 
process created . Wirth " solves" this problem in Modula by 
having a non-Modula specification to the compiler indicating 
how much storage to allocate for each process declared. 
I have taken a different approach. Most of the functions 
that a programmer would want to give to a process in a Modula 
program do not involve recursive algorithms . So I have si mply 
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forbidden r ecu rsion 1n all processes except the initial one . 
This r est ricti on can be checked at compile-time because for-
ward references are not allowed 1n Modula , include procedures. 
Since recursion is still allowed in the main process one can 
do such things as write a recursive descent compiler in 
UModula . 
In a more trivial vein, I have made a small change to t he 
syntax of typed procedures. It has the form 
procedure id 1 [ 11 ( " form a 1 pa ra m et er s 11 ) " J 
[ [ id 2 ] 11 • 11 . typeid J II • 11 I [ uselist] block i dl 
(Square brackets enclose optional parts.) I have always felt 
unsatisfied by the dual role of the function identifier 1n 
some languages : it serves to name the function for an 
invocation , and also as a "variable 11 in which to store t he re-
sultant value of the function. The main source of this dis-
comfort is probably that one cannot referen ce the functi on 
value in its 11 variable 11 role, only assign to it. This exten-
s1on enables the separation of the roles . 
the function for purposes of invoking it. 
block 1n which the function is declared. 
' 
Idl serves to name 
It 1s local to t he 
Id2 1s a variable 
local to the function. When an invocation of the function 
finishes the value of this variable provides the value of the 
function . Since id2 is optional , it is assumed to be the same 
as idl if it is not given. It should be noted that if id2 is 
not given then idl may not be used in the body of the 
function . Thus , functions that invoke themselves recursively 
must have different and unique idl ' s and id2 1 s. 
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3 .2.1.6. Miscellaneous 
Miscellaneous extensions and changes to 81700 Modula are 
described in this section. 
1.) Many users of Pascal have noted the annoying restric-
tion that simple arithmetic is not allowed on integer 
constants, particularly in the context of the const 
declaration. For example , 
const 
type 
numberofthings = 10; 
highest thing = 9; (* numberofthings - 1 *) 
thingarray = array [0 .. highestthing] 
of thing; 
I have made a minor extension to the syntax of 
constants by allowing integer constants to be com-
puted from the sum and difference of other integer 
constants. This would enable the above to be written 
const 
type 
numberofthings = 10; 
thingarray = array [0 .. numberofthings - l] 
of thing; 
2.) The standard function INTEGER(x) has been rena med 
ORD(x) and extended to work on the type bits 
(although in that case it is something of a 
misnomer) . This was done because I wanted to use the 
£unction 1n the Modula compiler and there isn't a 
neat way of providing an al ias for the function 1n 
Pascal or Modula. 
3 . ) Likewise , the standard function CHAR(x) has been 
renamed CHR(x). 
4 . ) A new function BTS (x) 1s defined which converts the 
type of an integer expression x to the type bits. 
5.) The standard procedures INC(x) and DEC(x) have been 
extend ed (in their one-parameter form) to operate on 
all scalar types, thus providing an analogue to the 
SUCC and PRED functions of Pascal. 
6 . ) The functions LOW(x) and HIGH(x) work on scalars as 
well as arrays and return their lowest and highest 
values respectively. 
7.) The standard function SIZE (x) returns its value 1n 
bits. 
8.) Case labels 1n case statements and record variants 
may contain ranges as well as specific values. 
3.2.2. The SModula Dialect 
SModula -- System Modula -- is the dialect that standa-
lone 81700 Modula programs are written in. 
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3 . 2 . 2.1. Device Modules 
In the PDP-11 dialect of Modula described by Wirth sever-
al facilities related to effective use of I/0 devices on that 
computer are presented . As the B1700 has a much more pr1m1-
tive I/0 interface some of these facilities will not be avail-
able in SModula . Howeve r, some restrictions imposed on PDP-11 
Modula have been lifted 1n SModula. 
Priorities are not available on the 81700. When a device 
process 1s executing no other process, including other device 
processes, may interrupt. 
I/0 devices are specified by channel number. The 81700 
hardware recognises 16 channels -- 0 ~- 15. In addition, the 
Modula interpreter simulates three other channels(l6-18) : the 
processor clock ( 11 ticks 11 every 0.1 second), the front panel 
interrupt switch , and the console tape r eader. The channel 
that a device module handles is identified in the module 
header : 
device module d [ channel J ; . . . . 
PDP-11 Modula, due to the ha r dware architecture, res -
tricts the programmer to one dev i ce process per device . In 
-SModula , however , multiple in s tances of a device process may 
exist; as well , different device processes may handle the same 
device . If a device is busy and another process initiates I/0 
on the channel, then the operation in progress is aborted 
(returning status indicating an abort) and the new one 
started . While this facility is probably of little use, it 1s 
a result that came of the organisation of the M- machine . In 
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fact , enforcing the PDP-11 Modula restriction 1s actually more 
work . 
The form of the DOIO operation has been modified . 
has the form of a procedure call: 
DOIO(V) 
It no w 
where Vis a variable with a size of at least 96 bits. The 
variable contains an I/0 packet that 1s passed to the 81700 
I/0 package (see chapter 6). I prefer this form to that in 
PDP-11 Modula because DOIO in this case encompasses all of the 
action taken by the device , while the device may have been 1n 
action for some time before the PDP-11 DOIO is executed. It 
is conceptually cleaner . The machine architecture of the 
PDP-11 , howeve r, does not lend itself to this approach as each 
device is started in a different fashion. 
3 . 2 . 2.2 . Features for Implementing Ope r ating Systems 
I have provided a couple of very primitive features to 
aid 1n the implementati on of operating systems . I have kept 
them as simple as possible in order that I i mpose as little 
structure on any system that uses them as I can . 
There are two predefined array variables 1n SModula: 
-MEMORY and UMEMORY . MEMORY has the type 
array [O •• highest address] of boolean 
and corresponds to the entire memory of the 81700. UMEMORY 
(for User ME ORY) 1s a subarray of th~s t hat delimits the area 
of memory not being used by the SModula system . These arrays, 
along with the 81700 Modula subarray extension, provide the 
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primitives with which the memory management facility of an 
operating system could be implemented. 
A predefined procedure USER(V) enables control transf e r 
to user microprograms. Vis a variable that is 216 bits long 
(8x24) which contains the values to be set in the B1700 
machine registers A, BR, LR, T, L , X, Y, FA, and FB. The 
SModula state is first saved . The address that control is 
transfered to is the new value of the A register (since it is 
the micro-address register). User microprograms return con-
trol to the SModula program by the micro-instructions 
MOVE A TO TAS 
MOVE 128 TO A 
% MICRO ADDRESS TO TOP OF STACK 
% TRANSFER TO SMODULA INTERPRETER REENTRY 
SModula will pick up the value fo r A from TAS , and V will have 
set in it the values of the various registers upon return. 
Since interrupts only set a ha r dware status bit, that bit must 
be periodically polled by user microprograms, which should re-
turn control via this mechanism when they detect one to allow 
the operating system to handle it . 
3 . 2 . 3 . The UModula Dialect 
The 81700 .Modula dialect UModula (for User Modula) is in-
tended for use under an operating system written in SModula. 
It can be used to implement system utility programs such as 
command line interpreters , file utilities, and compilers. The 
81700 Modula compiler, written in Pasc a l on t h e Univ a c 1 1 00 
computer, is designed to easily convert to UModula. 
UModula does not have device modules, device processes, 
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u~e of the standard procedures DOIO and USER, or the standard 
arrays MEMORY and UMEMOR Y. Th us, program s ecur it y i s com-
pletely enforc ed so that UModula programs should b e unable to 
accidently (or intentionally, for that matter) corrup t the re-
sident operating system or its own program space. (Recall 
that no memory-protection facilities are provided in the 81710 
computer . ) 
UModula has (tentatively) added to it the data type con-
structor file. The syntax of file types is the same as in 
Pascal: file of <type>. A set of standard procedures and 
functions will allow UModula to operate on files (via the 
operating system) along with other miscellaneous activities. 
As the Modula operating system has not yet been designed, the 
exact nature of these standard procedures has not yet been 
established .. However , it is invisaged that Modula files would 
have random access capabilities. 
As UModula still has inte r face modules, processes, and 
signals, any operating system interface design shoul d take 
this into account and allow for meaningful use of thes e 
facilities . For example, overlapping file I/0 would be one 
possibility . 
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4. The Virtual Modula Machin~ 
In this chapter I will discuss the virtual Modula machine 
the M-machine. The discussion will be fairly detailed and 
will presume that the preceeding two chapters are well-
understood. The chapter will be organised as follows: first, 
the layout of the Modula system in the 81700 1 s memory will be 
described, then the format for the binary Modula program will 
be covered, next will come a discussion of dynamic M-machine 
structures , and finally the M-machine instruction set will be 
presented. 
4 . 1. 81700 Memory Organisation for Modula 
(Refer to the diagram on the following page for this 
section . ) 
The memory organisation for Modula programs 1s designed 
to be simple so that as little structure as possible 1s 1m-
posed on the SModula programmer. In part i cu 1 a r, it is in-
tended to facilitate the implementation of operating systems. 
In general, resident microprograms and M-machine code reside 
1n the extremes of memory , while in between is memory avail-
able for dynamic allocation to the M-machine stack and process 
instances. 
1 . ) The Jump vector 
The lowest 256 bits of memory are res erved for a 
Jump vector . It contains eight 
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Mem o ry Organisation for 81 7 00 Modula 
41 
MOVE <24-bit-value> TO A 
microinstructions (each 32 bits long) at addresses 0, 
32 , 64, 96, 128, 160, 192, and 224. These serve as 
absolute jumps to anywhere 1n memory . Jumps into the 
jump vector may be performed via the (16-bit) mi-
croinstruction 
MOVE <8-bit-value> TO A . 
Some Jump vector addresses have been assigneda 
are: 
0 Jump to low-level monitor microcode 
32 
64 
96 
128 
(Pressing Clear/Start on console 
Jump to I/0 dispatcher 
]Ump to I/0 interrupt handler 
Jump to I/0 abort routine 
Jump to USER(V) return 
160 Jump to Modula interpreter 
192 Address of Stack area 
(i.e. the end of the interpreter) 
2.) Low level monitor and I/0 package 
begins 
They 
here) 
These are the microprograms that make up the 
monitor and the low-level I/0 package. They use a 
reserved data area of 256 bits at the top of memory. 
3 . ) The Modula int erpreter 
The microprogram that interprets M-machine code 
resides just above the monitor. This code has two 
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entry points~ the first microinstruction is the start 
of the SModula interpreter , the second is the start 
for UModu la . The interpret er is approximately 4.SK 
by tes long , and is complet el y read-only. 
4.) Binary SModula progr am 
The binary SModula program image 1s initially 
loaded immediately after the interpret e r. This is 
the output from the Modul a compiler. At the end of 
this image is the start of the stac k for the main 
process. Any preini t ialized variabl es (set via the 
value initialization section of the program) have 
their starting values in this area. The interpreter 
reorganises this within the available space (that 
spac e between the end of the Modula interpreter and 
the start of the I/0 scratch area) by moving the 
re ad-only portion to the top of the available a rea 
and the stack to the bottom. This is necessary to 
reserve as much space a s possible for in terDreters in 
J,. 
the bottom of UMEMORY. 
5.) Main process stack 
The ma i n pro c e s s o f a n s·M o d u 1 a p r o g r am ha s i ts 
stack just after the M-machine code image. Since 
this stack grows into the f re e space it 1s the only 
one where r ecursive procedure calls are allowed (see 
section 3 . 2 . 1 . 5.) . The lower bound of the UMEMORY 
vector starts at whatever the current end of the 
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stack 1s . For this reason use of the UMEMORY vector 
should not occur before the main process terminates. 
This way the top-of-stack position will not keep 
moving. For an operating system, this can be done by 
only using the main process of an SModula program to 
start the other processes. This should not be unduly 
restrictive since operating system algorithms are not 
generally recursive. 
6 .) Process instances 
Memory space for process instances are allocated 
from the other end of the free space. The size of 
each process instance is determined at compile-time 
from the maximum possible extent of procedure calls 
from that process. When a process terminates the 
space occupied by that process is returned to the 
free space only if it was the most r ecently created 
process. Modula programs ·, however, should not create 
transie nt processes as storage cannot be guaranteed 
to be reclaimed. The upper bound of the UMEMORY vec-
tor corresponds to the highest free space address not 
allocated to process instances. 
7 . ) I/0 package scratch area 
At the very top of memory 1s a 256 - bit scratch 
area reserved for the I/0 package. 
Since the 81700 micro address register can only address 
the first 32K bytes of memory a preferable organisation of the 
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81700 memory was impossible. In this alternate organisation, 
all microprograms reside in the top of memory and interprete d 
code in the bottom. this would have made the awkward split 
between the binary Modula program and its stack unnecessary. 
I have attempted in this memory layout to provide a 
layered approach to this design. Thus any future users of 
this software need only adopt as much as they require. 
At the lowest level is the I/0 package. This can stand 
on its own and requires only the top 256 bits of memory as a 
scratch area . Normally the monitor would be used in addition 
to the I/0 package. To run these two parts 3K bytes and the 
top and bottom 256 bits of memory are reserved. The next lay-
er is a standalone SModula program. This adds the Modula in-
terpreter to the bottom and M-machine binary program to the 
bottom and top of memory. This leaves the UMEMORY area where 
(for example) a UModula program could be run under the control 
of an SModula operating system. 
4. 2 . Object Modula Program Format 
The architecture of the B1700 computer provides an ideal 
opportunity to devise an object code format that is very com-
pact and oriented towards the Modula language. In this sec-
tion the overall format of object Modula programs will be 
discussed. The Modula instruction set, however, is taken up 
1n detail in a subsequent section. 
In general, an object Modula program is a block of bits 
divided into a read-only portion followed by a updateable 
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. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. Prag rel bit 0 
PT 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• 
Miscellaneous Tables 
(CTs , RDTs, RDTI , ST , ABT, SST) 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
DT 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
State Save Area 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
IPB -> . 
Key: 
PT 
CT 
RDT 
RDTI 
ST 
ABT 
SST 
DT 
IPB 
Initial 
Proc ess Pata • 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Pointer Table 
Case Table 
Record Description Table 
RDT Index 
String Table 
Array Bounds Table 
Scalar Bounds Table 
Device Table 
Initial Process Base 
Virtual Modula Machine Program Format 
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portion . It is headed by a fixed format table called the 
Pointer Table, which contains program-relative bit addresses 
(the start of the opject program is program-relative bit ad -
dress 0) of other tables and other global information. Most 
of these other tables appear in the next section of the pro-
gram 1n a unspecified order. Following this are the writable 
areas . 
4. 2 . 1 . The Pointer Tab 1 e (PT) 
The Pointer Table contains the following fields: 
1 . ) Program Type (24 bits) 
This field is currently unused but is intended 
to hold the language type and version number 1n a 
Modula operating system envi r onment . It can be used 
to ensure that object code and interpreter are of 
compatible versions . 
2.) RDT Index Table (RDTI) ,~ddress (20 bits) 
3 . ) RDTI Length (8 bits) 
This field contains the number of entries (not 
the number of bits) in the RDTI. 
4 . ) String Table (ST) Address (20 bits) 
5.) Array Bounds Table (ABT) Address (20 bits) 
6 . ) Array Bounds Table Length (6 bits) 
7 . ) Scalar Bounds Table (SBT) Address (20 bits) 
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... 
8 . ) Scalar Bounds Table Length (6 bits) 
9 . ) Device Table Address (20 bits) 
10 . ) State Save Area Address (20 bits) 
11 .) Initial Process Base (IPB) (20 bi ts) 
12 . ) Total Program Size (20 bits) 
This size goes up to the highest address 1n1 -
tialized in the initial process's data area . 
The total size of the pointer table 1s 204 b i ts. 
4 . 2 . 2. The Record Description Table (RDT) 
The RDT is central to the Mod ula object code format. 
There is a n RDT for each r e cord type, each procedure, and each 
proc ess (including the main process) in the program. An RDT 
has the general form: 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• 
FDT 
(Field Descriptor Table) 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
RDT - > . 
RDT Preface 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Code 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
The FDT and code portions of the RDT are of varying size, 
while the RDT preface is a fixed size for particular RDT 
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types. The RDT is addressed from the RDT index table a t th e 
start of its preface . 
The Field Description Table co n t a i n s on e en try for each 
field or variable declared in the record. All types of RDT 
have possibly empty FDT sections . Each FDT entry is 24 bits 
wide and has the form of a skeletal M-address (see section be-
low on variable addressing in the M-machine). Each FDT entry 
is indexed by a number: the zeroth FDT entry immediately pre-
ceeds the RDT preface, the first is behind the zeroth, etc. 
There are three classes of RDTs: type record RDTs, pro-
cess RDTs, and procedure RDTs. Each RDT has its class identi-
fied by the first two bits of the RDT preface. 
4 . 2 . 2 . 1. Record RDTs 
A record type RDT corresponds to declarations of record types 
in the Modula program . It has no code section, and each entry 
in the FDT corresponds to a field of the record. 
preface has the format: 
1 . ) RDT class (2 bits) 
The RDT 
This field of the preface is zero, indicating a 
record RDT . 
2 . ) Record's size in bits (18 bits) 
This field is needed for record copying 
operations. 
3.) FDT entry count (8 bits) 
This is the number of fields in the record in-
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eluding all variants. 
4.2 . 2.2. Process RDTs 
There is one process RDT for each process declared in t he 
Modula program. The RDT is shared by all instances of the 
process. A process RDT preface has the following fields: 
1. ) RDT class ( 2 bits) 
This field of the preface has the value 1 indi-
cating a process RDT. 
2.) RDT total size (18 bits) 
This field contains the total number of bits to 
allocate for a process instance, including 
par ameters , local variables, and a stack large enough 
for all proc edure calls made from this process. 
3 . ) Number of parameters (4 bits) 
This is the number of parameters to the process. 
4 . ) Local process size (18 bits) 
This field is the number of bits for variables, 
etc local to the process body itself . 
5 . ) Interface process flag (1 bit) 
This flag is set if the process is declared 
within an interface or device module. It me ans that 
instances of this process are non-interruptable. 
6 . ) Device process ch an n e 1 number ( 5 bits ) 
so 
For device processes, this field contains the 
channel to which DOIO requests are dispatched . 
7 . ) Number of FDT entries (8 bits) 
This field contains the number of vari ables lo -
cal to this process. 
8.) Code size (18 bits) 
4.2 . 2 . 3. 
This is the number of bits 1n the code portion 
of this RDT which immediately follows. 
Procedure RDTs 
The final type of RDT corresponds to procedure 
declarations . Here 1s the format of procedure RDT prefaces: 
1 . ) RDT class (2 bits) 
A value of 2 means this is an untyped procedure 
RDT and 4 means a typed procedure, or function . The 
value of the procedure is in the local variable de-
scribed by FDT entry number 0 . 
2 . ) Static level (10 bits) 
This is the static level times 48 of the 
procedure . This form ma kes the static level into a 
bit offset into the display. A 4-bit static lev el 
field would hav e suffici ent infor mat i on but I have 
chos en to add six bits to avoid multiplying by 48. I 
only save a few microseconds but in an operation as 
common as procedure invocation these savings can be -
come signif ic ant . 
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3 . ) Parameter size (9 bits) 
This field contains the number of bits taken up 
by parameters to the procedure. 
4.) Local size (18 bits) 
This is the amount of stack space needed for 
this procedur's activation record. 
5. ) FDT entry count ( 8 bits) 
This field is the same as for process RDTs. 
6 . ) Code size (18 bits) 
This field is the same as for process RDTs. 
4 . 2 . 3 . The RDT Index (RDTI) 
Access to RDTs is via RDT number . Each RDT number is an 
index into the RDT Index table. This table is a list of 20-
bit program- relative bit addresses of each RDT. In the RDTI 
the Record RDTs come first , followed by mixed process and 
procedure RDTs . There is a limit of 64 record RDTs per Modula 
program, and the RDTI may have no more than 256 entries. 
Thus, record RDTs may be accessed via a 6-bit RDTI entry 
number, while all RDTs may be accessed - via an 8-bit number. 
4 . 2 . 4. The String Table (ST) 
This table contains string constants from the Modula 
program. Each string consists of an 8-bit length followed by 
that many EBCDIC characters. Each string is addressed by a 
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byte offset relative to the start of the table. 
4.2.5. The Case Table (CT) 
There 1s a cas e table for each case statement 1n the 
Modula program. A case table consists of: 
1 .) A 24-bit lower bound value from which the case value 
is subtracted to form a normalized case index. 
2 . ) A 12-bit value which 1s the highest allowable normal-
ized case index, thus limiting the maximum number of 
cases in a case statement to 4096 and imposing the 
restriction that there be no two case indices more 
than 4095 apart. 
3.) A 16-bit program-counter relative bit address of the 
end of the case statements code. This permits the 
M-machine instruction that means "end of a case" to 
be quite short, instead of being coded as a jump 
instruction. 
4 .) A Jump table containing 16-bit program-counter rela-
tive bit addresses of their corresponding 
value #ffff# is reserved to indicate that 
case at that case index position . 
cases. The 
there is no 
Each case table 1s addressed from a case Jump M-machine 
instruction be a 20-bit program-relative bit address . 
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4 . 2 . 6 . The Array Bounds Table (ABT) 
For each array bounds pair in the Modula program there is 
an entry in the array bounds table. Each entry is 64 bits 
long and is indexed by an ABT entry number. 
mum of 64 entries . 
An ABT entry has the following fields : 
1 . ) A 20-bit signed lower array bound; 
2 . ) A 23 - bit signed upper array bound ; 
There are a maxi-
3 . ) A 5- bit field that gives the element type (as in an 
M- address) ; 
4 . ) A 1 - bit shift field; 
5 • ) 
4 . 2 . 7 . 
And a 15- bit element size field . This field is the 
number of bits in an array element if the shift field 
is zero , and log2 of the number of bits if the shift 
field is one . As a special case, if the shift and 
size fields are both zero then the element size is 24 
bits . 
The Scalar Bounds Table (SBT) 
As a compiler option Modula object code may be generated 
that checks that scalar values are within the range of their 
scalar type . When enabled, each scalar type (except integer) 
will have an entry in the scalar bounds table. Each SBT entry 
is a pair of 24-bit values that are the lowest and highest 
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.... 
values that the scalar type can take . 
4 . 2 . 8 . The Device Table (DT) 
The device table 1s a read/write area present o n ly in 
SModula programs. It consists of one 24-bit cell for each of 
the 19 I/0 channels supported by SModula. The cell 1s zero 
when its corresponding device 1s idle, and contains the abso-
lute bit address of the process activation record that has 
performed a DOIO operation on that channel when it is busy. 
4 . 2 . 9 . The State Save Area 
This area of an object Modula program instance 1s used to 
save the state of the B1700 registers used during program exe-
cution when switching control between different programs. 
Thus , SModula programs use it when the USER(x) procedure is 
executed , while UModula programs will use it when a procedure 
involving transfering control to the operating system is 
executed. 
4.2 . 10 . Initial Process Data Area 
The remainder of a Modula object program image contains 
. 
preinitialized global variables . They may be initialized by 
value specifications in the program . The remainder of the 
data area is initialized to zero up to the highest address 
where a non-assignable variable (a signal, file, or variable 
with signal or file components) 1s declared. This ensures 
that signals initially have no extraneous data in them that 
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might look like a list of processes waiting on it, and that 
files are initially unope ne d . 
4 . 3 . Dynamic Organisa t ion of the M-machine 
Thus far only the static structure of object Modula pro-
grams has been discussed . In this section the dynamic 
character of 81700 Modula programs will be presented. This 
includes procedure activat i on r ecords , process activation 
records , the M-machine state , and variable addressing within 
the M-machine . 
4 . 3 . 1. Proced ur e Activation Records 
Whenever a procedure 1s invoked, a new activation record 
instance is created on the stack of the process invoking it. 
The record is desc ri bed by its corresponding RDT . 
form is : 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• 
Parameters 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
L . B -> . 
Header 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Local Variables 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Stack 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
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The general 
The parameters are each 24 bits wide, except for array 
template paramet~rs, which take up four slots . They are 
pushed onto the stack by the calling procedure before t h e new 
procedure is invoked . There is no need for a stack mark in-
struction since parameters .are cleaned off the stack by the 
procedure end instruction using the parameter size field of 
the procedure ' s RDT . 
The activation record header contains control information 
that needs to be preserved during the procedure invocation. 
It has the following information : 
1 . ) The return address -- the absolute bit address of the 
instruction after that which caused the procedure to 
be called . (24 bits) 
2 . ) The old local base and RDT add r ess from the display 
of the last procedure called at the same static 
level . (2 x 24 bits) 
3 . ) The parameter status flags (PSF) . This is a bit mask 
with a bit for each parameter. If set the corre-
sponding parameter is an M-address, otherwise it is a 
value . (24 bits) 
4 . ) The static level of the calling procedure. (10 bits) 
Thus each procedure call consumes at least 106 bits . 
The local variables start just after the header . The 
procedure's worKstack area follows immediately thereafter. 
(The workstack is described in more detail in a subsequent 
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section.) 
4 . 3.2. Process ctivation Records 
When a process 1s invoked a new process instance 1s cre-
ated 1n a memory block allocated 1n the top of the freespace 
area . The overall format of a process instance is the same as 
a procedure activation record. 
Since process instances do not reside 1n the stack of 
their invoker the parameters are copied to the new process in-
stance and popped off the caller's stack. 
The header section of a process instance contains the 
following information: 
1 . ) Next Process ( 24 bi ts) 
This field in an executing process points to the 
next process instance that should be checked for ac -
tivation when the current process 1s suspended (via, 
fo r example, WAIT(x)). All non-interface processes 
are linked together in a ring so that there is always 
a next process. When activated by an interrupt in-
terface processes have this field set with a pointer 
to the interrupted process's · activation record so 
that it 1s the one reactivated when the interface 
process 1s suspended (by DOIO(x) , say). When an in-
terface process is activated by a SE D(s) this field 
is set to the next process of the activator. 
2 . ) Wait List Pointer (24 bits) 
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This c ell 1s used to link the process instanc e 
into a l ist of processes currently waiting on som e 
signal. The list is terminated by a value with bit 0 
set. If this cell is z e ro then th e process is not 
waiting, and inst ead is elegible for exe cution. 
3 . ) Wait List Priority (24 bits) 
This is the process's wait priority from a 
WAIT(s ,i ) call . The higher the value the closer to 
the front of the list of processes waiting on a 
signal. 
4.) PSF - Procedure Status Flags (24 bits) 
This is the mask of bits indic a ting which of the 
parameters to the process are values and which are 
addresses. It is like the PSF in the proc ed ure acti-
vation record header. For the benefit of the load 
parameter instructi ons both the process PSF and the 
procedure PSF must have the s ame offset into the ac-
tivation record header section. 
5 . ) Interface Process Flag (1 bit) 
This flag is set if this is an instance of an 
interface process. 
6.) Proces s State Sa ve ( 4 x 24 bi ts) 
When t he process is suspended these four cells 
cont ain the values of the program counter (PC), stack 
pointer (SP) , WSF, and PSF that are to be restored 
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when the process 1s reactivated. 
7 . ) Curr ent Static Level (10 bits) 
This value is the static level x 48 of the 
proc edure currently active 1n the process instance. 
Level O corresponds to the process declarations and 
procedures declared 1n the main program. Global 
vari a bles do not have a display level a s the may all 
be addresses d irectly via the load global 
instruction. 
8.) Static Display (16 x 48 bits) 
4.3.3. 
This is a conventional static display . There 1s 
one 48 bit entry for each static l evel possible . 
Each entry consists of: a .) the address o f the cur-
rent activation r ecord for the level; and b.) the ad-
dress of that level's RDT. Not suprisingly, the 
amount of space and tim e needed to i mplement the 
st a tic display is essentially the same as a 
static/dyna mic link approach sinc e they both provid e 
much the same functionality. I chose the display be-
cause 1n this conte xt it s eemed s lightly more 
straightforward. 
The M- machine State 
Lik e other computers , the M-machine has a set of re-
gisters that comprise (along with the r e mainder of memory) the 
machine state . These registers are summarized in the table 
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below and described 1n more detail 1n the follcrwing 
paragrap s . 
BR 
LR 
FREE . BOT 
FREE . TOP 
G. B 
G. RDT 
P . B 
READY 
SP 
PC 
WSF 
PSF 
L. B 
L. RDT 
M-machine Registers 
Base regist er - lower limit of program space 
Limit register - upper limit of program space 
Lower limit of UMEMORY 
Upper limit of UMEMORY 
Global data base add ress (absolute add ress of IPB) 
Global RDT address - the RDT of the main process 
Base of the current process activation r ecord 
Single bit register set if the remainder of the 
process specific registers have valid values. 
Stack pointer 
Program counter 
Works tack status flags 
Parameter status flags 
Loc al procedure base address 
Local procedure RDT address 
INTERFACE . PROCESS 
A flag to indicate whethec or not this process 
is an interface process 
The registers BR and LR contain the addresses of the low-
er and upper limits of the odula program area. Thus, the 
register BR contains the address of the program pointer table, 
and LR points to the bit beyond the highest process instance. 
In the case of an S odula program, BR equals LR since the pro-
61 
gram has been r ea rr anged 1n memory . Generally speaking, all 
memory references that a UModula program makes will be within 
these bounds. The values of these r egiste r s do not vary d ur-
ing a program execution . 
FREE.BOT and FREEeTOP delimit the free space for an exe -
cuting Modula progr am . FREE . BOT points just below the 24 x 24 
bit working st a ck area of the main process instance ' s youngest 
activation record, and FREE . TOP points to the lowest bit allo -
cated to other process instances . FREE.BOT is adjusted 
whenever a procedure ent ry or ex it occurs within the main 
process. When a new process instance is created , FREE.TOP 1s 
decremented by the amount of memory needed by the process. 
FREE . BOT may never become as great as FREE.TOP . 
The G. B r egiste r contains th e add ress of the main process 
act ivatio n r ecord , i . e . the IPB value from the pointer tab le . 
The G. RDT r egister contains the add ress of t he main process's 
RDT. These registers do not change during program execution . 
P.B contains the address of the currently executing pro-
cess activation r ecord . When the ma in process is executing, 
P . B = G . B. The remainder of the M- machine r eg ist e rs are spe-
cific to the particul a r process inst an ce curr entl y ac ti ve , 
rather th a n the the Modula program in -gener al . 
READY is a flag that when set indicates that the 
proc ess - specific registers r eflect the state of the process 
point ed to by P.B. When READY is clear all process instances 
contain their state in the process activation record header . 
62 
READY is clear only when control 1s being switched from one 
process to another or to another program (via the procedure 
USER()). 
The stack pointer SP indicates the next available bit in 
the workstack area of the currently active procedure. It is 
always constrained to pointing within this area. More infor-
mation on the manipulation of SP is given in the sections be-
low on expression evaluation and procedure invocation. 
The program counter register PC points to the next in-
struction to be executed by a process. 
The WSF register is 24 bits wide and has a bit for each 
workstack entry indicating whether or not it is an M-address 
or a value . This scheme allows a . simplification in the in-
struction set and code generation. The variable-referencing 
instructions that push the stack always push M- addresses. If 
an operator (such as ADD) needs a value then it can interro-
gate the WSF flags to determine whether or not a fetch is 
needed to r etrieve the value . 
The PSF register, analogously to WSF , contains a bit for 
each of the currently active procedure's parameters . In fact, 
the value of PSF is simply the WSF of the calling procedure. 
L . B is a register containing ~he process - relative M-
address of the currently active activation r ecord . L.RDT 1s 
the address of the corresponding ROT . 
The INTERFACE.PROCESS flag indicates whether or not the 
current process is an interface process. This is interrogated 
to determine if the currently executing process is 
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interruptable. 
The registers BR , LR, FREE.TOP, and P.B are 1n a sense 
the only necessary registers . The other values may be derived 
knowing these . However , the need for a modicum of efficiency 
dictates that the other registers be allocated. Other poss-
ibilities for registers are the address of the RDTI, ABT, and 
other tables pointed to from the PT. However, the frequency 
of access to these would not be sufficiently high, and the 
cost of access via the PT is not too great , to warrant these 
additional registers. 
4 . 3 . 4 . Add r essing 1n the M-machine 
Modul a variables a re addressed via the M-address, a 24-
bit value with two formats : 
0 4 5 6 23 
. . . . . . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . 
• 
Type • 8 • Offset For mat L~ 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
0 3 4 23 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• 
. Type Absolute bit address Format B 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
The type field indicates the type of variable being 
addressed . 
0 
1 - 24 
Its possible values are 
Variable has a record type 
Variable 1s a scalar variable of 1-24 bits 1n 
length . If it is a subrange of integer then the 
lower limit of the subrange may not be less than 
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O. This permits such values to be extracted 
without sign extension. 
25 The variable 1s an array . 
26 The variable 1s a subrange a .. b of integer wh er e 
-128<a<O and a<b<l27 . Eight bits are always a l-
located to such variables. When the value 1s 
fetched it is sign-extended to 24 bits. 
27 Like type 26 except that 16 bits are allowed for 
the signed value. 
28-29 
30-31 
Format BM-address of a string constant. 
Format BM-address of memory bits. 
The B field of the format AM-address indicates global or 
process basing. When zero it means that the offset field plus 
the value of G.B gives the absolute address of that variable, 
otherwise the process base P.B is added . This limits any pro-
cess instance to 32K bytes, which should be sufficient for 
most purposes. 
The format BM- address contains a 20-bit absolute bit 
address. It is used to address strings in the string constant 
table and memory bits (via the MEMORY and UMEMORY vectors). 
Several cases of skeletal or incomplete format AM-
addresses occur in the M-machine. FDT entries have correct 
type fields, a B field of zero, and an offset field that is 
the offset from the base of the RDT's record instance rather 
than the process instance in which the record field resides. 
The L.B register contains a partial M-address with no type 
field value, but a correct B field indicating the basing and 
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the offset field containing the proc es s-relative address of 
the base of its corresponding activation record . Thus adding 
a L.B va l ue and an FDT entry will give a true M- add r ess . 
4 . 3 . 5 . The Workstack 
At the top of any newly created proces s or procedure ac-
tivation record is a 24 x 24 bit area called the workstack. 
It is used for expression evaluation, parameter passing, and 
saving certain intermediate values for with, case , and for 
statements . 
During expression evaluation, M-addresses and 24-bit val-
ues are pushed onto and popped from the workstack. The regis-
ter WSF indicates which stack entries are M-addresses and 
which are values . When an operator needs a value from the 
stack it can determine whether the value must be fetched fro m 
a variable or the value is already on the workstack by examin-
ing the WSF . 
Subarrays are handled 1n a special way on the workstack. 
Four workstack entries are needed for one subarr a y. In the 
order they are pushed these are : 1.) the M-address of t h e 
start of the subarray; 2.) the lower bound; 3.) the upper 
bound; and , 4.) the last 21 bits of an ABT entry for the array 
of which this is a subarray describing the element type and 
size. The WSF is maintained as if one M-address and three 
values ar e pushed when a subarray is pushed. 
The case stateme n t makes special use of the workstack. 
It pushes the PC value of the end of the whole case statement 
• 
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onto the stack before branching to the selected case. At the 
end of each case an end case instruction is coded which simply 
pops the top of the workstack into the PC. This effectively 
means that the Jump to the end of the case statement need only 
be coded once, instead of once for each case. 
When a with statement is executed two stack entries are 
used to hold the old base and RDT values from the display for 
the next highest static level . 
of the with statement. 
These are restored at the end 
A for statement keeps two values on the stack when it is 
active : the current for index and the value of the for loop 
limit. 
4 . 4 . The M-machine Instruction Set 
A good instruction set 1s t ailored to the use to which it 
will be put . The M-machine instruction set 1s specifically 
designed to correspond reasonable closely to the types of op-
erations performed in Modula programs while still being simple 
enough to be quickly performed . To conserve space, frequently 
used instructions are shorter than inf r equently used ones. 
The versatile architecture of the B1700 enables easy microcode 
interpretation of instructions with a variety of lengths. The 
M-machine instruction set includes instructions whose total 
length , including both opcode and operand fields, range from 4 
to 32 bits. Of 71 different instructions only 5 have lengths 
greater than 17 bits , and two of these are longer versions of 
instructions with variable length . An indication of the sui-
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tablility of this spe cially designed instr uction set is given 
by the rel at ivel y low number of different instructions and by 
their pre dominatel y shor t length when compared with more con-
ventional gener al -purpos e instruction s e ts, even alleg ed ly 
"modern ones" (e . g. the VAX-11 instruction set). 
Sparked by the appearance of [Knuth 1971], an empiric al 
study of the frequency of appearance of language constructs in 
Fortan programs , other res earchers have published similar in-
vestigations for Cobol [Salvadori 1975], XPL [Alexander 1975], 
and SAL [Tanenbaum 1978] . The s e studies indicate that mos t 
programmers use simple constructs combined in simple ways. 
for example , 1n [Tanenbaum 1978] it is report ed that 46.5% of 
statements in more than 10,000 lines of code are assignment 
statements , and about half of these have the form 
<variable identifier> ·- <expression with no operators> 
Other investigators report similar findings. 
With these empirical results in mind, an instruction set 
can be designed with the more commonly occurring ac tions co ded 
1n a short form. 
In the following sections the M-machine instr ucti on set 
' 
will be described. The instructions are brok en down into sev-
eral categories, each being discussed in turn . 
is written as a string of bits such as 
LG OOOOLVVV[VVVVV] Load Global 
An instruction 
Zero and one bits are require d to have the value given, and 
can be regard ed as the opco de . St rings of letters are operand 
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fields , and have interpretations indicated by the particular 
letter used. Optional fields are enclosed 1n square brackets. 
The following table 1s a key to the letters used in instruc-
tion bit strings : 
A - ABT index 
B - SST index 
C - Constant 
D - Direction of Jump (O=forward, l=backward) 
E - Program relative bit address of a case table 
F - Formal parameter number (counting backwards) 
I - Offset from the current top of workstack 
L - Variable-length fiel d length indicator (O=short , l=long) 
P - PC relative bit offset 
R - RDTI index 
S - Static level (O=level of procedures 1n main process) 
T - String table index 
V - FDT variable index 
X - not relevant - unexamined 
Y - System call special parameter (UModula only) 
Z - Conditional Jump on comparison with zero flag 
4 . 4 . 1 . Variable Loading Instructions 
There are eleven instructions in this category. They 
either load (push) an M-address (including subarrays) onto the 
workstack where there was not one b e for e , or they specify a 
subvariable of the variable currently on or near the stack 
top . 
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LG OOOOLVVV[VVVVV] 
LL OOOlLVVV[VVVVV] 
LN 00100SSSSVVVVVVVV 
Load Global Variable 
Load Loc al Vari able 
Loa d Nonlocal Var iable 
These three instructions push M-addresses onto the s tack . 
The field VVV[VVVVV] is three bits long if L=O, and 8 bits 
long otherwise. Since most variables referenced will be among 
the first 8, this encoding will normally result 1n a consider-
able space savings over the entire program. It 1s the FDT en-
try number of the desired variable. Execution is as follows: 
first the appropriate RDT is chosen -- G. RDT for the LG 
instruction, L.RDT for LL, and the SSSS 1 th RDT in the current 
process's display for LN . The VVV[VVVVV] 1 th FDT entry in that 
RDT is fetched and added to the corresponding base address --
0 for LG , L.B for LL , and the SSSS ' th base address from the 
display for LN . This resultant M-address is pushed onto the 
stack . 
LLP OlOOOFFFF 
LNP OlOOlFFFFSSSS 
LAP llOOlllOFFFFSSSS 
Load Local Parameter 
Load Nonlocal Parameter 
Load Array Parameter 
These instructions load parameters onto the workstack. 
The parameters may be M-addresses or values. In fact, for 
some types of parameter there may be a value passed one time 
and an M-address the next. For example, 
procedure p(const 1 : integer); begin ... end ; 
var n 
begin 
integer; 
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p(n) ; (* 1n this case the M-address of n 
would be passed*) 
p(n+3) ; (* the value of n+3 would be passed*) 
end ; 
Both cases are handled uniformly by the following mechanism: 
the FFFF'th parameter field is fetched along with the corre-
sponding PSF bit . The parameter is pushed onto the workstack 
while the PSF bit is added to the current WSF . 
LAP actually pushes four parameter fields . It is used 
for array template parameters, and the object it selects from 
among the parameters is a subarray descriptor. 
LE OOlOl[AAAAAA] 
LF OOllVVVVVVRRRRRR 
LS llOOllll[AAAAAA] 
Load Array Element 
Load Record Field 
Load Subarray 
These three instructions sel ect components of variables 
(or structured constants) a lready pushed onto the stack. LE 
selects an element of an array whose M- address 1s pushe d on 
the stack, LF selects a field of a record, and LS selects a 
subarray of an array . 
(As an aside , we encounter here the first of the instruc-
tions that reference the ABT . In almo st all cases the AAAAAA 
field is optional -- it is present when a whole array is 
al r eady on the stack , and absent when a subarray is there . 
This cond it ion can always be dete rmi ned at compi le time . The 
interpret er also can tell by examining the WSF bit for the too 
~ 
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of stack: if it is one then the top of stack is the M-address 
of a whole array and the AAAA, A field will be pr esent . If 
zero then the top four workstack entries comprise a subarray 
descriptor, and no AAAAAA field will be presen~.) 
The LE instruction expects the array index to be on the 
top of the workstack, and the array from which we are se-
lecting an element immediately below it. The index is first 
checked to see that it is within the array bounds. Then the 
lower bound is subtracted and this value is multiplied by the 
element size in bits, yielding the number of bits from the be-
ginning of the array to the desired element . This bit offset 
is added to the arra y's M-address, the element type is substi-
tuted in the M-address type field, and this M-address is 
pushed onto the stack. 
For the LF instruction , the top of the stack contains the 
record 's M-address . The RRRRRR 1 th RDT is selected (via the 
RDTI) and its VVVVVV'th FDT entry is fetched. The record M-
address is popped, its type field cleared (actually nothing 
need be done -- the type field for a record M-address is zero) 
and this is added to the FDT entry . This resulting M-address 
1s pushed back onto the workstack . 
The LS instruction works very similarly to the LE 
instruction. It expects to find the upper bound, lower bound 
and array on the stack. The subarray's M-address is computed 
in exactly the same way from the subarray lower bound except 
that the type field is left unchanged. The subarray upper 
limit is also bounds-checked, and the resulting subarray 
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finally pushed back onto the stack. 
LUMS 1111010111 
LMS 1111011000 
Load UMEL"lOR Y s uba r ray 
Load MEMORY subarr a y 
These two instructions load the SModula predefined arrays 
UMEMORY and MEMORY as subarrays with format BM-addresses. 
In the instructions described in this section so far it 
can be seen that the more commonly used instructions (LL,LG) 
are shortest , while the less commonly used ones (LN and LAP) 
are longer. The LF instruction seems counter to this rule un-
til it is noticed that it has two operand fields. Even so, 16 
bits is not tremendously long when the instructions for more 
conventional machines rarely get down to this size. 
4 • 4 • 2 • Constant Loading Instructions 
LlC lOllC Load 1-bit Constant 
L8C llOllOCCCCCCCC Load 8-bit Constant 
L24C 11000101cccccccccccccccccccccccc Load 24-bit Constant 
L8CN llOOOllOCCCCCCCC Load 8-bit Constant 
Negative 
LSC llOOOlllTTTTTTTTTTTTT Load String Constant 
Several instructions are provided that load constant val-
ues onto the workstack . LlC is a very short instruction that 
handles the very common cases of O and 1 . L8C 1s designed to 
handle values in the range 2-255 (to make it 2 to 257 was not 
deemed worth the nuisance it NOUld be in the compiler), thus 
providing for all EBCDIC characters. Short negative n um b e rs 
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with values in the range -1 to - 256 are provided for by the 
L8CN instruction. All other values, positive or negative , can 
be represent ed in the L24C instruction. Note that in addition 
to scalar values constant bits values may be loaded by any of 
these instructions. 
The LSC instruction pushes a subarray with a format BM-
address that describes the string constant starting at byte 
TTTTTTTTTTTTT of the string table. While this may seem to al-
low for altering a string constant since an address is push ed, 
in fact the compiler enforces the restriction that string 
constants , like any others, are truly constant. 
4 . 4 . 3 . Operators 
4 . 4 . 3 . 1 . Dyadic Operators 
ADD 
SUB 
MUL 
DIV 
MOD 
MUL2 
DIV2 
MOD2 
OR 
AND 
XOR 
110100 
110101 
1110010 
1110011 
1111000110 
1110100 
1110110 
1110111 
1111000010 
111 1000011 
1111000100 
Addition 
Subtraction 
Multiplication 
Division 
Remainder 
Multiplication by 
Division by power 
Remainder by power 
Logical Sum 
Logical Product 
Logical Difference 
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power of 2 
of 2 
of 2 
....... 
These operato rs take the top two values off the stack, 
perform TOP op TOP, and push the resu lt . ADD , SUB , MUL , DIV , 
and OD are the expected arithmetic operators for integers. 
MUL2 , DIV2, and MOD2 are the same except the second oper and 
(that on the top of the stack) 1s the log2 of what it would be 
otherwise. This enables the use of shift and masking to 
implement these operations , important since the 81700 contains 
no hardwa re multiply or divide . No problem arises from the 
use of negative operands since the interpreter checks for this 
case and handles it correctly . Thus no semantic distinction 
need be made between the two Modula division operators (/ and 
di V) • 
OR, AND, and XOR apply to bits operands. 
4 • 4 • 3 • 2 • 
NEG 
NOT 
Monadic Operators 
1111001001 
1111000101 
Two ' s complement 
One ' s complement 
These two monadic operators take their operAn~ from the 
stack top. NEG is applied to integers , while NOT is used for 
b ; ... s · ·- 1 u~-.LL. VO..L c;;::,. 
4 . 4 . 3 . 3 . Standard Functio n Operators 
ADR llllGOOOOl Variable Absolute address 
AMNG 1111001100 AMONG(i , b) 
LBE 1111001101 b [ i] 
SIZE 1111001110 SIZE(subarray) 
LOW 1111010011 LOW(subarray) 
HIGH 1111010100 HIGH(subarray) 
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These oper ators implement st a nda rd Modula functio ns . ADR 
pops an 1 - add r ess , computes the absolute bit address of the 
variable thus indicated, and pushes this back onto the stack 
as a value . AM G impl ements the AMONG(i , b) function and ex -
pects the bits value b on the top of stack and t he index 1 be-
low it . LBE does not implement a standard function but is 1n-
eluded here because of its similarity to AM G. LBE is the 
same as AMNG except that the order of the operands on the 
stack is reversed . 
meters are indexed . 
LBE is used onlv when ronst2~t bits para-
The SIZE, LOW , and HIGH instructions 
implement the standard functions of the same name for the only 
case that cannot be dete rmine d at compile time -- that of sub-
arrays and formal array parameters. 
4 . 4 . 4 . Increment/Decrement Instructions 
INC 1111001010 Increment 
DEC 1111001011 Decrement 
INCl 1110000 Increment by l 
DECl 1110001 Decrement by l 
INCC llllOlll OlBBBBBB Increment checking scal a r bounds 
DECC llllOllllOBBBBBB Decrement check · ng scalar bounds 
Modula provides the standard proce du res IN C (v , i) a n d 
DEC(v,i) which increm e nt and dec r ement respectiv ely the vari-
able v by the va_ue i. The s e a re implemented by the r_c and 
DEC instructions which pop the value i, then the M- address of 
the variab le v from the workstack and inc r ements or decrements 
the value of v as appropriate . The common case of i = l 
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..... 
(assumed when i is omitted) is provided by the shorter in -
structions INC! and DECl . When scalar bounds checking is 
enabled , the instructions INCC and DECC a re generated to cause 
the resultant value to be checked before it is stored back in 
the variable. 
4 . 4 . 5 . Variable Store Instructions 
ST Store 
0101 
0 l O 1 [AAAAAA] [AAAAAA] 
OlOl[AAAAAA] 
OlOlRRRRRR 
Format 1 
Format 2 
Format 3 
Format 4 
The ST instruction implements all the possible varieties 
of variable storing possible (except see BTD instruction 
below) . Format 1 , by far the most common , is us ed for storing 
into scalar and bits values . It is a mere 4 bits wide . I 
chose this 2pproach , rather than providing special store in -
structions that have operand fields for indicating the vari-
able to store into, because its simplicity could be had at a 
very small price (in instructions) . 
Format 2 is provided for assigning a rr ays to arrays . Two 
ABT indexes are provided for because the two arrays need not 
have exactly the same number of elements . They are optional 
because either or both may be subarrays. 
Format 3 implements the scalar array initializing 
assignment . The stack top is expected to contain a scalar 
value , and the array whose elements are to be initialized is 
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next . Since it too may be a subarray, the ABT index 1s 
optional . 
Format 4 is used for a$signing records. The RDTI index 
RRRRRR is used to fetch the recor d size from the RDT. 
No additional bits are needed 1n the ST instruction to 
differentiate the four cases since it may be determined from 
the contents of the stack and the WSF register . 
CSB llOOOOlOBBBBBB Check Scalar Bounds 
CSBS llOOOOllBBBBBB[AAAAAA] Check Scalar Bounds and Store 
The CSBS inst r uction is used when the value to be stored 
1s a scalar and scalar bounds checking code is being 
genP.r~ted. The top of stack is popped and checked against the 
BBBBBB ' th SBT entry . It is then stored as per ST instruction 
formats 1 and 3 . (The optional AAAAAA field is for the format 
3 variety of store . ) The CSB instruction is similar to CSBS 
except that no store is performed . CSB is used to ensure that 
procedure parameters are in bounds before the procedure is 
called . 
4 . 4 . 6 . Jump Instructions 
JUMP OlllDLPPPPPPPP[PPPPPPPP] Unconditional Jump 
JEQ lOOOOZDLPPPPPPPP[PPPPPPPP] Jump equal 
JNE lOOOlZDLPPPPPPPP[PPPPPPPP] Jump not equal 
JGE lOOlOZDLPPPPPPPP[PPPPPPPP] Jump greater or equal 
JLT lOOllZDLPPPPPPPP[PPPPPPPP] Jump less than 
JGT 10100ZDLPPPPPPPP[PPPPPPPP] Jump greater than 
JLE l0101ZDLPPPPPPPP[PPPPPPPP] Jump _ess or equal 
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The Jump instructions cause control to be transfered to a 
different point in the current procedure's code, uncondition-
ally for the JUMP instruction and when a condition is satis-
fied for the others . The direction of the jump is indicated 
by the D bit . The jump is PPPPPPPP[PPPPPPPP] bits from the 
end of the Jump instruction . The P field has 2 short form 
(when L=O) that allows Jumps for up to 255 bits. '"" ..... !"'1a n 'l r'1-
m2chine instructions would fit within this 512 bit range, so 
that in mos t cases the shorter form is all that would be 
needed . 
The Jump instructions are used to implemen t boolean ex-
pressions with short circuit evaluation for the and and or 
operators . They would appear in particular in code for if, 
while , repeat , and loop statements . 
4 . 4 . 7 . The Record Invocation Instructions 
I_JV1< 011 ORRRRRRRR 
END 1111000000 
Begin record invocation 
End r ecord invocation 
These two instructions " invoke" all RDT types a s select ed 
by the RRRRRRRR field . Invoking a process RDT causes a pro-
cess instance to be created and execution of it started . 
Invoking a procedure RDT causes that procedure to be called . 
Invoking a record type RDT is use d to implement the with 
statement . In subsequent paragraphs this process is descr~bed 
1n detail for each of the RDT types. 
For process RDTs, a block of memory for the new process 
instance is allocated . ext the parameters, if any , are co -
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pied to the new instance and popped from the caller's 
workstack . The ca_ler process is suspended (i . e . the READY 
register goes to zero) . The various cells in the process in-
stance header are initialized . If the new process is not an 
interface process then it is linked into the ring of non-
interface processes . Finally the process is made READY and 
execution of it will commence . 
Typed and untyped procedure RDTs are treated identically 
by the INVK instruction . First space for the activation re-
cord is allocated on the stack directly above the current top 
of workstack . If this is in the main process the FREE . BOT 
register is updated allowing room for the activation record 
and its workstack . ext the display is updated , and finally 
the new registers are set and the activation . record header is 
initialized . Execution continues with the first instruction 
of the invoked procedure . 
Type record RDT invocation is quite simple . The record 
address is popped off the stack to be the new L . B. The old 
display values for the next static level in from the current 
one are pushed onto the workstack and replaced with the new 
values . Execution then continues with the instruction follow-
ing the I VK . 
The END instruction causes the inverse of the action per-
formed by I VK - - record invocation is terminated . For func-
tion 2nd procedure RDTs this means that the activation recor d 
that I VK created is de_eted from the stack, and additional y 
for functions, the variable described by the zeroth FDT entry 
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has its value pushed onto the caller ' s workstack. Process 
terminate also results in program termination if it was the 
only remaining unterminated process . 
4 . 4 . 8 . Statement and Control Instructions 
CASE llOOOOOOEEEEEEEEEEEEEEEEEEEE 
ENDC 1110101 
Case Jump 
End a Case 
These two instructions are used to implement the case 
statement . A statement that looks J. ike 
case n of 
Q. begin sl end ; 
b . begin s2 end ; . 
C . b egin s3 end ; . 
end ; 
would translate to 
eval n 
CASE e 
a : sl 
ENDC 
b : s2 
ENDC 
c : s3 
,-,,TDC C l'l 
X : . . . 
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....... 
The values for the labels a , b , c, and x are in the case 
table at program relative address EEEEEEEEEEEEEEEEEEEE. The 
ENDC instruction is intentionally short because, while case 
statements are not tremendously common, when they do appear 
there will generally be a reasonable number of ENDC instruc-
tions to code . 
IFOR llOOlOOLPPPPPPPP[PPPPPPPP] 
DFOR llOOllOLPPPPPPPP[PPPPPPPP] 
NFOR 1100101LPPPPPPPP[PPPPPPPP] 
LFOR llOlllIIIII 
Begin Incrementing For loop 
Begin Decrementing For loop 
Next For loop Iteration 
Load For loop Index 
Since the for statement is reintroduced into 81700 Modula 
we need some M-machine instructions to implement it . The 
already described instructions are not good enough for the job 
-- for example the conditional jump instructions pop their 
operands , while they need to stay there for a for loop . 
A for loop with the general form 
for 1 · - 1 to 10 do st end 
1s implemented as 
load l 
load 10 
IFOR b 
a : st 
FOR a 
b: 
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IFOR expects its two operands - - the starting and ending 
values Sand E to be on the stack. If S >Ethen they are 
popped and control goes to b . Otherw~se they are left on the 
stack and execution continues with st . 
cept that it jumps to b if S < E . 
NFOR pops Sand Eoff the stack . 
DFOR is the same ex -
IF they are equal then 
the last iteration is done and execution continues at b. 
Otherwise Sis incremented o r decremented so that its value 1s 
one closer to E. These two values are pushed back on the 
stack and control is transfered back to a . Note that there 
does not need to be two NFOR instructions , one for incre-
menting and one f o r dec r ementing fo r loops because it can tell 
which by the relative values of Sand E . 
The IFOR , DFOR , and NFOR instructions resemble the other 
Jump instructions except that the D bit of the others is not 
neerlPo. si~s~ IFCR and DFOR always Jump forward and NFOR jumps 
backward . (Actually , the instructions have been cunningly se-
lected so that as the bit before the L bit can be t reated as 
the D bit for the purposes of general code that converts 
DLPPPPPPPP[PPPPPPPP] to an absolute bit address for the PC 
register . ) 
The LFOR instruction is used to load S values onto the 
top of the stack from further down . IIIII indicates how far 
down to go . This simple instruction is made even simpler by 
the fact that the selected stack entry is always a value and 
never an !-address . 
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LCSS 1111001000 Load Comp lement and Skip 5 bits 
This instruction is used to convert conditiona_ Jumps to 
boolean values . If the statement 
b . - 1 < J 
were coded then the M-machine instructions 
load b 
load 1 
load J 
JLT a 
LCSS 
a : LlC l 
ST 
would be generated by the compiler . LCSS is always followed 
by the LlC instruction (load 1 - bit constant) which is 5 bits 
long . If the LCSS instruction is ~nca~ntcr2d t~en the C fie_ d 
of the LlC instruction is fetched , complement ed , and pushe d 
onto the stack . 
LlC instruction . 
The PC is then incremente d by 5 to s k ip the 
4 . 4 . 9 . Conversion Instructions 
CVAS llOOO OOlAAAAAA Convert Array to Subarray 
This instruction takes a single M- address on the top of 
the workstack and push es a subarr ay descriptor 1n its place 
that de scribes the whol e ar ray . This instruction is used when 
a normal array is being passed to a procedure array temp_ate 
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parameter . 
DTB llllOllOll[AAAAAA] 
BTD llllOlllOO[AAAAAA] 
Convert decimal to binary 
Convert binary to decimal 
These two instructions are included 1n the M-machine for 
the sake of efficiency and convenience. DTB pops an array or 
subarray of EBCDIC characters, converts the string of digits 
therein to bina r y , and pushes the resulting value . BTD pops a 
binary value , then an array of characters , and places the 
EBCDIC characters for the value into the string , right justi-
fied sp~ce fillerl . DTB will appear whenever a string appears 
1n a context requiring an integer , and BTD when an integer is 
being assigned to a string . 
4 . 4 . 10 . Miscellaneous Instructions 
WAIT 1111001111 
SEND 1111010000 
DOIO 1111011010 
HALT 1111010110 
USER 1111011001 
These five instructions implement the standard procedures 
of the same name . 
not discussed . 
Their effects are straightforward and are 
There are five instructions tentatively included 1n the 
M-machine for implementing the UModula to operating system 
interface . As that interface is not yet well defined, these 
instructions are not described here. (They are not imple-
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5 . The Modula Compiler 
In this chapter I describe the Modula compiler. It lS by 
no means a maJor advance 1n the state of the art of compiler 
design , but discussion is nonetheless warranted . 
The fundamental design criterion for the compiler was 
that it would eventua~ly run on the 81700 under a Modula 
operating system . This imposed some constraints on the or-
ganisation of the compiler . 
First , it should either be written 1n Modula or be easily 
converted to Modula. This would ease the process of porting 
the compiler to the 81700 when the operating system was ready. 
The chosen implementation language should not be too syntacti-
cally distant from Modula 2s to make conversion difficult, 
such as (say) PLl , or too semantically distant as to require a 
redesign of the compiler when converting it. 
To satisfy this requirement I chose, not surprisingly, to 
write the compiler in a subset of the Pascal available on the 
ANU Univac 1100/82 computer . The code 1s written in such a 
way that conversion to U odula will be an almost mechanical 
process . Given a portion of the compi~er, it must be convert-
ible to UModula when each of the following t extual transforma-
tions are applied to each line until they cause no further 
change . 
" (*M " 
II M*) II 
-> 
-> 
11 11 
II II 
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These two constructs allow Modula code to be commente d 
out of the Pascal version . 
" (*P*) II 11 (*P*) 11 
-> 11 ll 
This fo r m is to allow a Pascal-only construct to be re-
moved f rom the Modula version . 
11 ($11 
"$) II 
-> 
-> 
11 ( *" 
"*)" 
These would appear only within a (*M ... M*) bracket. 
They a r e to allow Modula comments to appear in these 
sections . 
"arr ay [ " 
"packed !: 
II l II 
-> 
- > 
" a rr2 y 11 
H ;; 
These transformations convert Pasc al a rr ays and r ecords 
to the Modula form . 
" function " 
-> "proc edure " 
" e n d (*" 11 * ) 11 
-> 11 end " 
These convert Pascal procedu r es and functions to the 
Modula forms . The "end" conversion is needed since 
Modula requires procedures to be named at their end. 
" then begin " 
" end e2.se if" 
- > 
- > 
11 then" 
11 e 1 s if" 
"end e_se begin"-> "else" 
88 
These transformations are used to convert Pascal if 
statements to odula. Note that it requires the stat e -
ments appearing after the then and els e in P0scal to be 
compound st2temer.ts . (After inventing this appro~ch f or 
t h ~ !'-1 o d u l a c om p i 1 e r , I h c v e t o k e i1 t o u s i n g i t i n o th e r 
Pascal code I have wrftten, as it 1s easily maintainable 
and provides a straightforward way of simulating elsif 1n 
Pascal . ) 
" do begin" 
"exit if" 
-> "do " 
II • II 
I -> "when" "exit;" 
These are to convert with, while, and loop statements. 
(Univac Pascal 1s extended with a loop statement . 
restricted to the 1-1/2 loop form only : 
It is 
loop statements exit if expr; statements end .) 
The remainder of any Pascal code must be identical 1n 
Modula . The most onerous restriction that this imposed on the 
compiler was to disallow the use of pointers. For the types 
of use that pointers would have been handy arrays had t o be 
used instead . Now, having written a compiler this way, I 
would be very reluctant to undertake any other suc h substan-
tial project again without pointers. 
awkward , long, and slow. 
The resulti ng code is 
The other difficulty was 1n the area of input/output. 
UModula has files like Pascal except for text. However, I 1n -
tend that direct-access files be available 1n UModula. 
Modula compiler I used quite a few for varied purposes . 
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In the 
To do 
this I had to write so me Univac assembly-l ang ua ge proc edures 
to call from the compiler. These provi ded simul ated bit-
add r essable direct - access fiJes which proved invaluable . 
The second major constraint on the compiler was size. 
With only 64K bytes available on t h e 81700 any transported 
compiler must b e quite small to fit on along with the operat-
ing system , interpreters, etc. In an effort to fu lf il l this 
requirement I decided on a multipass compiler design. The 
compiler consists of sever al progr a ms each of which implem ents 
a single pass . 
Viewing the compiler as it stands now, it 1s not immedi-
ately evident that the second constraint 1s fully satisfied. 
The fi rst pass is acceptably small (2200 lines of which only 
600 lines are code , and most of the rest are parsing tables 
set up as Modula value declara tions). The second pass, 
however , is a massive 5700 l ines (probably about 5000 lines 
when converted to UModula) . This pass also contains s eve r al 
large a rr ays (the ones standing in for a heap) , which only 
take 0bout 4K bytes . Allowing a n average of 50 bits per line 
for generated code (not unreasonable, based on an ad hoc 
sampling of the compiler), the progr am size 1s only 30K bytes . 
-This appears to leave ample room for the stac k and the operat-
ing system . (Incidently , this also illustrates the amount of 
code compaction attainable using the design described in the 
preceding chapter . ) 
The compiler follows the general flow outlined here : 
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perform pass 1 
if no errors detected then 
perform pass 2 
if no errors detected then 
perform pass 3 
end 
end 
perform pass 4 
Pass 1 performs lexical and syntactic analysis . Pass 2 per-
forms semantic analysis and initial code generation. Pass 3 
optimises the code generated by pass 2. And pass 4 creates 
source progr am listings with interspersed error messages. 
Each of the passes are described in turn in the following 
sections . 
5 . 1 . Pass l -- Lexical and Syntactic Scan 
The purposes of this pass are twofold: the input text 1s 
broken up into tokens; and it is ve rifi ed to be syntactically 
correct . 
The process of lexical analysis 1s well-understood and 1s 
not discussed here . Two sequential fi es are output: the to-
ken file and an integer file . 
file of record 
tok 
end 
tokens ; 
The token file has the form 
col 0 .. max line length ; 
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Tokens is an enumeration type with a value for each· possibl e 
token . Col is the column of the input l ine th2t the token be -
gins on . It is used for printing error mess ages. A ne wlin e 
token is included in the output stream at the end of each 
l . 
_1ne . This is also used for error handling. 
contains extra information for a few tokens . 
The integer file 
The integer con-
stant token , the character constant token, and the string con-
stant token have their values placed in the integer file. The 
identifier token has a unique i dentifier number associated 
with it . The same number is used for all instances of an 
identifier in the Modula program . The predefined identifiers 
are distinguished by having the lowe s t numbers . 
Fo r example , the following Modula. fragment (where I marks 
the sta r t of the line) 
I begin 
if i = 0 the n p(i) end 
lend 
would translate to the following information in the pass 1 
output files : 
Token file 
(tbegin , l) 
(tnewline , 0) 
(tif , 3) 
(tid , 6) 
(teq , 6) 
(tint , 10) 
IntPger file 
43 (say) 
0 
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(tthen , 12) 
(tid , 17) 
(tlp , 18) 
(tid , 19) 
(trp , 20) 
(tend , 22) 
(tnewline , O) 
(tend , l) 
56 
43 
_Syntax analysis 1s done using tables automatically gener-
ated from an LL(l) grammar (see Appendix A) . The table 
generator used is a Pascal program called SYNPUT written by 
Dick Dunn on a CDC6400 in 1975 - 76 and modified at ANU by S . J. 
Edwards to run on the ANU ' s Univac . The generated output is 
further massaged by a program I wrote to generate 
Pascal/Modula decla r ations suitable for the parser 1n pass 1 . 
The tables generated are of two types -- a " program " for an 
abstract parsing machine , and some token sets referenced from 
the parsing " program " used to test whether or not a token 
falls into a particular class (such as the set of all tokens 
that begin a declaration) . For 81700 Modula , 32 (relatively 
complex) productions generated 443 ope~ations 1n the parser 
" program " and 46 token sets , for a total (in Modula) of about 
l . SK bytes of tables . 
Perhaps the most interesting aspect of the parser 1s the 
error r ecovery mechanism . Jhen a syntax error occurs, recov-
ery is attempted to one of three contexts in the parser 
"progr am ": the instruction at which the error occurred, the 
" next" instruction in the parse , and tne instruction at which 
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each of the currently active recursive "calls " of nonterminals 
would return . The first of these permits recovery in cases 
when extra tokens have been inserterl into? legal program, the 
second when a symbol is missing, and the last permits context 
to be recovered at useful positions like the semicolon 
(provided the syntax has a nonterminal pr eceeding the semico-
lon terminal symbol) . If none of these are applicable on the 
token in error, then the next symbol is fetched and checked 
for legality in each of the three cont exts again. This scheme 
is reasonably simple , and yet in many cases causes recovery 
with none or few spurious error messages . Of course , since 
this is a purely syntactic check , the most common coding 
errors , mispelled and misused identifiers , are completely 
passed over . These are picked up during pass 2 . 
5 . 2 . Pass 2 -- Semantic Analysis and Code Generation 
This pass accepts as input the two files output by pass 
1 . Since the token file describes a syntactically valid 
Modula program , the error recovery performed by this pass 1s 
greatly simplified . No syntactic recovery is needed at all . 
The price paid for this convenience is ~hat the program is 
parsed twice , a seemingly unnecessary dupl ic ation of effort . 
However , since the compiler had to be divided into multiple 
passes at all , two passes over som e reprPsentation of the pro-
gram is necessary. It makes little difference if both p2ss 1 
and pass 2 process syntactically similar input. 
organisation of pass 2 is as follows: 
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The overall 
.... 
module pass2; 
(* Global declarations of 
general constants and limits 
error message definitions 
M-machine instruction opcode values 
misc . data structures and types 
global variables*) 
module input tokens; 
(* handles the input of tokens and their associated 
values from pass 1 *) 
module error handler; 
(* contains procedures to generate entries 1n the 
er ror file. *) 
module bit file handlers ; 
(* defines procedures for doing operations on bitfiles *) 
module sbt handler; 
(* defines routines for hand1ing the scalar bounds table*) 
module string table handler ; 
(* handles creation of the string table*) 
(* procedures for simulating Pascal NEW() procedure for 
simulated "po inter " types . *) 
module abt handler ; 
(* handles array bounds table*) 
module fdt handler ; 
(* handles the FDT portion of an RDT *) 
module rdt i handler; 
(* maintains the RDT index table*) 
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procedur e new level ; 
(* generates a new static 
proc edure pop_level; 
l e ~/el o ri s i in u lated dis p 1 a y *) 
(* pops a static level from the d isplay and generates 
its RDT *) 
module label handler ; 
(* this module handles labels -- use d for generating 
relative offsets in M-machine Jump instructions* ) 
module expression stack ; 
(* maintains the simulated work stack during code 
generation for expressions , etc. *) 
(* the recursive descent parser begins here . 
of the single subroutir.e 
procedure p~rsP bJock ; 
proceoure p2rse const20. t ; 
p r ocedure pa r ss moc2 ; 
p r ocedure p&rse simple 
b l 1.,- *\ - 0 C .~ , 
' mooe; 
procedure parse subrange ; 
procedure parse field list; 
procedure parse canst declaration ; 
procedure parse type declaration; 
procedure parse var declaration ; 
procedure parse v2lue declar at ion ; 
procedur e p a rs e use list ; 
proc edure pars e_proc edure declaration ; 
proc edure p a rs e process declaration ; 
procedure p a rs e module declaration; 
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It consists 
procedur e parse_statement_list 
(* misc . utility routines for statement parsing *) 
procedure parse_expression; 
(* misc . utility routines for expression parsing*) 
p ro cedure parse factor ; 
procedure parse var tr ail ; 
pro cedu r e parse canst parameter ; 
proce du r e parse var parameter; 
Proc edure n;:,rsc- ,.....~, 1 • ~ _, ~ '- '-- a .l. .L r 
procedure parse standar d ; 
pro cedure par s e term ; 
proc edu r e parse simple expression ; 
proce du re parse c a se st atement ; 
proc edure parse for statement; 
proce du r e parse id st atement ; (* proc calls and 
proc edu r e parse if st atement ; 
procedure parse loop_statement; 
procedure parse repeat statement ; 
procedure p a rs e_while st atement ; 
procedure p a rse_with statement ; 
( * end of parse block*) 
procedure final code generation ; 
assignment stmts *) 
(* writes any remaining tables to the object code file*) 
(* debug code -- written in Univac Pascal only . Contains a 
number of interactive commands for interrogating the 
program state , tracing execution flow , snd setting break 
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points . *) 
begin (* module pass2 * ) 
( * initialize * ) 
parse block ; 
end pass2 . 
5 . 2 . 1 . Use of Files 
Pass 2 makes extensive use o f the bitfile - - a r andom ac-
cess "fie of boolean ". In addition to sequential re ad and 
write operations , a bitfile may be positioned at any record 
currently in it by the seek oper a tion -- seek(file,reco rd-
numbe r) . Write operations may be performe d regardless of 
whether or not the current file position is at the end of 
file . They are used to hold intermediat e forms of various 
sections that ultimately end up in the "objec t fil e " , itself a 
bitfile . For example , as new a rr ay boun ds are declared in the 
source Modul~ pro0 r am , a new entry gets written onto the bit -
file "abt file " . At the end of compilation, abt file g et s co-
pied to objectfile , with the pointer table ent ry in the ob-
jectfile being updated to reflects its pos itio n . Othe r bit-
f l• 1 e S +- v- ,-.. - +- ~ ,..:J ; - - C: : ;-n : 1 - ·- .C - SL : A ·- ;::, ·, · w LLC:CLCU ..Lll C ..__,..!..L ll....J..C: .t l..d. 11l.'-'I1 '-J."- " s b t f i 1 e !! for the sea-
, __ ' · - · ,...._b, 
.:.. c:1 oou11as La J.e , l•string table file " for the string table, 
nr dti_fi le 11 for the RDT index , and ilglobal ar file" fo r the 
global activa tion recor d and variables in it initial ized b y 
value declarations . 
A probable U. odula restriction is that all files must be 
declared at the outermost static level (since they will be g1 -
en an imp icit initial value) . 
This prevents the use in the 
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compiler of files loca to procedures that ful y onstruct 
them . An example of this is the "code file ", where gen e rat ed 
code for a particu_ar routine is written . !'~ "c.h2 ena or com-
piling a routine he code would then be copied to the 
objectfile . Ideal_y the code file would be declared local to 
the p roc edure parse block. Since this is not possible, only 
one code file is declared at static level 0, and it is used in 
a stacking discipline . 
module ml ; 
module mll ; 
statementsll 
end mll ; 
procedure p ; 
statementsp 
end p ; 
statementsl 
end ml ; 
Consider the fo_lowing code fragment: 
The code for module ml consists of statementsll followed by 
statementsl . However, the code statementsp must be generated 
between statementsll and statementsl. All this code may be 
generated in the single code_file since statementsp will be 
completely generated and copied to the objectfile before the 
interrupted co e generation for module ml is resumed. This 
stack-like organisation is used for two other files : the 
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"fdt file " where fragments of FDT's are stacked; and the 
"case bounds file", used when parsing case statements . 
5 . 2 . 2 . Forward References 1n -m2chine code 
One of the standard problems of code generation 1s the 
handling of forward references in thG generated code . In many 
compilers , this difficulty is sidestepped by generating sym-
bolic output and thus pushing the resolution of forward refer-
ences on a step further, where an assembler is used. Bitfiles 
provide a neat mechanism to handle forward references dur ing 
code generation . The technique used in the Modula compiler is 
similar to that used in single - pass assemblers [Barron 1969]. 
Forward references to a single point are kept in a chain 1n 
the generated code, using the field that will ultimately con-
tain the reference to hold the pointers for the chain . When a 
reference is resolved , it is a simple matter to link back 
through the chain, filling in the correct values. 
For M-machine code, this 1s complicat ed by the Jump 1n-
structions being span -dependent , 1 • e • h . b h __ av1ng ot __ a long 2nd a 
short form. It would be desirable to use the short form 
In general , thP t~sk of deciding whi ch 
L:0-7 t-o lJC:P ic: k-nr,1 .1n +-I""\ ho hiL) _ ,-,Om'"'lor e al+-'noug'n ,::,;:.i= ,C''"'""'+-
.L L !ti - - - - -.. . - •• - •• - • ...- ._ - - -' .i.. \._. ~ t"'-L. '- '- f · -- '- \..... .L l.... ..L -1.. CJ. L l- 2 l --
gorithms hav2 be2n developec for most cases of interesL 
r- • • '"'""r-,"~ 
1_ 0 z y ma n s K 1 1 :J I u J • In the 81700 Modula compiler, the optimisa-
tion of span-dependent instructions is performed in pass 3 , 
pass 2 always generates the long form of such instructions. 
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5 . 2 . 3 . Short -c ircuit Evaluation 
The Modula language requires that the boolean operators 
and and or are evaluated as 
a and b = if a then b else false end 
a orb = if a then true else bend 
In general, it is awkward to generate code for short-circuit 
evaluation . There are four cases to consider : 
if a orb then Sl end 
which should generate 
a 
Jumptrue Ll 
b (Case 1) 
Jumpfalse L2 
Ll : Sl 
L 2 : 
and similarly , 
if not (a or b) then Sl end 
---
generates 
a 
Jumptrue L2 
b (Case 2) 
Jumptrue L2 
Ll : Sl 
L 2 : . . . 
if a and b then Sl end 
generates 
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a 
Jumpfalse L2 
b (Case 3) 
JumpfalsA L2 
L 1 : S 1 
L 2 : 
and 
if not (a and b) then Sl end 
generates 
a 
Jumpfalse Ll 
b (Case 4 ) 
Jumptrue L2 
Ll : Sl 
L 2 : . . . 
Cases 1 and 4 are 11 or 11 - like cases , while cases 2 and 3 are 
" and "- like . In the 81700 Modula compiler , the following 
scheme is used to handle these cases : 
type 
expressions = 
record 
end ; 
Jumpsense 
Jumpop 
Dest 
Nojumpdest 
boolean ; -
operations ; 
labels ; 
labels ; 
(* this type corresponds ( in a sense) to the generated code 
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a 
Jumpop dest 
nojumpdest : 
Jumpop is like the instructions JEQ , JNE , etc ., and Jumpsense is 
used to keep track of whether or not it is a jump when a is true 
or when it is false . Note that code for " a " has been generated, 
but the actual jump instruction has not since its sense may 
be altered . 
Expression parsing procedures take as input a " de.sired Jump sense ", 
and return an expression with that Jumpsense . *) 
procedure parse and or(const desired Jump_ sense 
var c : expressions) ; 
var a , b expressions ; operand : tokens ; 
begin 
boolean; 
parse conditional (desired Jump_sense , a) ·; (* parse "a" *) 
operand : = current token; nextok ; (* save and o r or *) 
if desired jump sense = (operand = and token) then 
(* i . e . if case 2 or 3 *) 
a . Jump.sense : = not a.jumpsense ; 
a . jumpop . inverse op[a . jumpop]; (*switch JEQ for JNE* . 
end ; 
gen instruction(a.jumpop , a . dest); (* generate the jump*) 
put_label_here(a.njdest) ; (* pl ant no-jump label after jump*) 
parse conditional(desired_jump_sense , b) ; (* now parse b *) 
C : = a; (* initialize result expression - mostly like a*) 
if desired jump sense = (operand = and token) then 
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c.nojumpdest . merge labels(a . dest ,b. nojumpdest) ; 
else 
c . dest ·- merge labels(a.dest , b.dest) ; 
end ; 
end parse and or; 
The above " code" illustrates the approach used. In 
practice, the scheme is complicated by such matters as opera-
tor precedence , the presence of other operators , and the like . 
This scheme should be generally applicable to top-down parsing 
of other languages with short-circuit boolean expressions. 
5 . 2 . 4 . Debugging Facilities 
An interactive debugging facility was included 1n this 
pass from its initial design . It provides the ability to 1n-
terrogate important variables , including those describing the 
decla red identifie rs and types , the simulated display , and the 
simulated workstack . A breakpoint feature permits compiler 
execution to continue for several tokens or lines of the 
source input before returning to the debug routines . This al -
lows compiler execution to be stepped through with a suffi-
cient granularity that most bugs could be readily localized . 
5 . 3 . Pass 3 - - Optimisation 
The optimisations to be performed 1n this (unimplemented) 
pass are not the expected ones such as common subexpression 
elimination , strength reduc _ion jn ]oops ; etc, (seer for 
examp1e , fGriPs 1 q711, 
I.. - -- · - J, • Instead, they relate directly to the 
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!";-machine . (Constant expression fo_ding s performed by pass 
2 . ) 
~he most important optimisation provided by pass 3 1s the 
handling of span-dependent jump instructions . The simple al -
go r ithm of [Szyman s k i 1978] will be used . This will result in 
a d ra matic cecrease in program size over the unoptimised 
ve rsion . 
Another important optimisation wil be to sort all FDT ' s 
by frequency of reference by LL and LG instructions . This can 
make a considerable difference to the size of the gen e rated 
code , a nd r el ieves the programmer of the t a sk of ensuring that 
tbe most heavily used variables are declared first . 
Another class of optimisations is to remove duplicate en -
tries (if any) from the st ri ng table , the array bounds table , 
and the scalar bounds table . 
This pass would accept a s input a M- machine object pro -
gram as output by pass 2 alo ng with some auxilary information 
in a separate file to ease its task . AM-machine program 
would be output . This p a ss could aJ ~0 ge~erete 0 mnemonic ob -
ject code listing if desired . 
5 . 4 . Pass 4 -- Source Listing 
This pass accepts as input the source text , the token 
file output by p a ss l , and a n er r or file , if any , and gener-
ates 2 source program listing . Error messages will appea r un-
derneath the line in which they occurred, indicating the token 
detected in er ror and the amount of source text skipped while 
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recovering from the error . Procedure and statement nesting 
level aids wil . also appear in the listing . 
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6 . The IL Programs 
The _'1 - machine environment 1s provided by three programs 
written to run directly on the B1700. These are the low-l evel 
I/0 package, the monitor , and the M-machine interpreter. 
These programs were written in MIL , the Burroughs Mic ro 
Inplementat ion Language . 
6 . 1 . Low Level I/0 Package 
Due to the extremely awkwa rd mechanism for perform ing I/0 
on the B1700, an I/0 package has been written which hides most 
of the gory details . There are three entry points to this 
code : IO.DISPATCH, IO.INTERRUPT, and IO.ABORT. The I/0 pack-
age routines destroy as few ma c hine registers as possible. 
Most are saved on entry and restore d on return. 
IO.DISPATCH is called to initi a t e an operation. The ad -
dress of a packet is passed to t he routine with the following 
format : 
- . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• AEA 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• 
RESULT 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• • 
OPERATION 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
A 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
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• 
B 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• 
C 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Each field 1n the packet 1s 24 bits wide . 
1 . ) AEA is used to hold the actual ending address+ 1 of 
data transfered when a read or write operation is 
performed . 
2.) RESULT must contain zero or a result descriptor mask . 
It is used to determine whether or not a retry may be 
attempted when an operation fails . When the opera-
tion is finishe d, RESULT contains the result descrip -
tor returned by the I/0 controller (or FFFFFF (hex) 
if the controller does not exist) . 
3 . ) REPEAT contains the number of times it is permisible 
to retry a failed operation. An operation is retryed 
if the input RESULT anded with the result descriptor 
returned by an I/0 controller is nonzero and if the 
REPEAT field is greater than zero . 
4 . ) OPERATION contains the operation to be perfo rmed. 
The format of this field is highly dependen t on th e 
controller being dr iven. 
5.) The A f i eld contains the starting address of a memory 
buffer for read and write operations . 
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Q. ) The B field contains the ending address+ 1 of the 
memory buffer pointed to by the A field . 
7.) The C fie_d contains the disk sector address for disk 
operations . 
The A, B , and C fields may be omitted for operations to which 
they are not applicable . 
IO . DISPATCH is called by the following microinstructions : 
MOVE A TO TAS 
MOVE 32 TO A 
GO TO 
GO TO 
. . . 
. . . 
% stack the return address 
% jump to IO.DISPATCH 
% returns here if I/0 not done 
% returns here if I/0 finished 
The add ress of the packet must be 1n the T register, and the 
I/0 channel number must be in the X register . No registers 
are changed . 
IO . INTERRUPT must be called when t he I/0 interrupt bit is 
set in one of the 81700 condition registers . It is called in 
a way analogous to IO.DISPATCH . On entry the X r egister must 
contain a mask of channels (0 through 15) that may be 
serviced . If none of the specified channels signalled the 
interrupt then the not - finished return will be taken and the 
interrupt will be left outstanding . When a controller is ser-
viced and it indicates that an operation has completed , the X 
and T registers will be altered to the values they had when 
the operation was dispatched . 
by this routine . 
o other registers are altered 
IO . ABORT can be used to abort an operation already 1n 
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progress . 
register . 
It 1s entered with the channel to abort 1n the X 
It destroys the X and Y registers . 
6 . 2 . The Monito r 
This microprogram 1s the next step up from the I/0 
package . It provides very simple means of moving blocks 
around in memory and to and from peripheral devices . It 1s 
operated by a small set of simple commands entered at a con-
sole device . The monitor is designed to perturb the B1700 as 
little as possible , so that when entered it saves all 
registers , and restores them on exit . Since the very bottom 
of memory has a jump to the monitor, pressing CLEAR/START on 
the B1700 console enters the monitor . The monitor uses the 
I/0 package to control periphe r al devices, but will only re-
ference those it is explicitly d i rected to. The monito r corn-
mands are described in the subsequent parag r aphs . 
are in hexadec imal. 
All numbers 
The MO V command has the genera l form 
MOV <size> <source device> <destination device> 
The purpose of the command 1s to transfer data from one 
"device" to another . These "devices " _may be memory locations, 
peripheral de vices, or machine registers (those saved on rnon1-
tor ent ry) . The <size> field indicates the number of bits to 
move (sectors for disk to disk transfers). Care should be 
taken when the transfer is between devices that do not have 
the same granula rity. 
The possible devices are : 
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CDR 
_spo 
SLC 
CON 
Card reader . 
vice only. 
This device may be a source de-
_t has a granularity of 4 bits 
(input is in hexadecimal digits, blanks 
ignored). Each card may be terminated by a 
non-hex character , and the entire transfer may 
be terminated before <size> bits have been 1n-
put by a 11 II . character . 
Console teletype . 
or a destination . 
Th~s device may be a source 
It has a granularity of 4 
bits. ote that when the console device (the 
one that the MOV command is entered at) 1s 
also the source , the data to be transfered may 
appear on the same line as the command. Thus, 
to move the value " l " to a register , 
MOV 18 SPO FA 1 . 
may be typed . 
RS232 serial line. This device has the same 
characteristics as SPO . 
The current console device. This may be SLC 
or SPO depending on the currently selected 
console. 
DCO <sector> Disk cartridge on unit 0. Transfers to or 
from this disk start at the specified sector . 
Disks have a granularity of 1440 (decimal) 
bits. 
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DCl <sector> Disk cartridge on unit 1. 
MEM <addr> 
SCR <addr> 
<register> 
LPT 
Main memory. Memory may be a source or dest-
ination device. <Addr> is the bit address 
that transfers start from. As a source all of 
memory may be addressed. As a destination , 
only memory outside of those areas taken up by 
the monitor and I/0 package may be addressed. 
Memory has a granularity of 1 bit. 
Scratch memory buffer. this is a special 
scratch memory buffer reserved in the monito r. 
It is 1440 bits long -- large enough for one 
disk sector. It is addressed from Oto 90 
(hex). 
Many registers may be specified. As a source 
device a register may be thought of as a 24-
bit memory area. As a destination it takes on 
the value of the first 24 b its of the source, 
right justified and zero filled. 
registers are : 
T L X Y FA FB BR LR C 
The possible 
Scratchpad registers SOA - SFA, SOB - SFB 
A-stack registers Al (top) - Al5 
Line printer. This device may be used as a 
destination only . It has a granularity of 4 
bits. 
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If the destination is not given on the MOV command then CO is 
assumed . 
The CO command can be used to specify the console 
device . Only "CON SPO " and "CON SLC" are allowed . 
The RET command has the form 
RET <addr> 
and causes the registers saved at monitor entry to be restored 
and control to transfer to <addr> . If <addr> is not given 
then return is made to the location specified in TAS + 16. 
6 . 3 . The M-machine Interpreter 
This is the microprogram that does all the work. 
ganisation of the interpreter is as follows : 
The or-
1.) MIL macro definitions 
This includes macros that are shorthand for com-
mon operations (such as multiplying a register by 24) 
and some macros that provide simple c ontrol struc-
tures (e.g. while and repeat statements). 
2.) Register and structure definitions 
Scratchpad registers are allocated specific 
funct ions, and data structures in M-machine programs 
are defined . 
3.) Initialisation code 
This is code to set the 81700 up to execute 
SModula or UModula programs , depending on the entry 
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taken . 
starts . 
It 1s here that execution of the interpreter 
4.) Instruction cycle code 
This is the heart of the interpreter . It is 
here that M-machine opcodes are examined and the ap-
propriate operation interpretation routine selected. 
Also , interrupts are checked for whenever a new in-
struction 1s to be executede One of these interrupts 
1s caused by a console switch (the "inter rupt 11 
switch) , and when detected, the monitor microcode 1s 
called. This is the main debugging feature of the 
interpreter . 
5.) M-machine operation interpretation routines 
72 different virtual instruction interpretation 
routines follow. They are in alphabetical order, as 
this makes it easy to find particular routines. 
6.) Ut i 1 i ty subroutines 
Finally, a number (30+) of utility subroutines 
appear . This are called by interpretation routines 
y each other. 
The entire M- machine interpreter 1s about 5000 lines 
long , although only 2100 lines contain anything other than 
comments . 
pendix D. 
Selected code from the interpreter appears 1n ap-
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7 . Concluding Remarks 
7 . 1. The 81700 Computer 
The 81700 1s an intriguing computer. Its instruction set 
seems to be an excellent compromise between a low machine lev-
el and a higher level machine language that is not unpleasant 
to code in. In fact , one can be lulled into the feeling that 
one is not microprog ramming at all, but rather using a lan-
guage whose implementation would itself be microprogrammed. 
That is until one is confronted with one of the several holes 
in the machine . The most important has to do with the I/0 
architecture . The lack of interrupts, and the clumsy and 
longwinded way in which I/0 operations are initiated illus-
trates that although powerful in some areas, the 81700 is 
still a microprogrammable machine. The other hole that 1s 
particularly noticable is the lack of memory protect ion 
fac iliti es . Add itionally, there are other less important 
quirks , such as the r equi r ement that al l microcode reside 1n 
the first 32K bytes of memo r y , since the micro address regis-
ter is only 18 bits wide . 
These diff iculties would not be significant if the 81700 
was intended to run only one microprogram at a · time . But 
since multiple interpreters are supported concurrently, the 
need for the holes to be filled becomes more important -- the 
integrity of the system needs to be protected from runaway 
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interpreters, allowing them to be isolated from other parts of 
the system . 
Burroughs has a newer machine, the 81800, that alleviates 
some of these problems, particularly in the area of I/0. The 
81800 was not examined during the course of this project, 
however , since one was not available. 
7 . 2. The Language Modula 
Modula , since it is derived from a sound language, 1s it-
self fundamentally sound. The areas where it creaks a bit are 
the new ones. In particular, the mechanism for exporting 
identifiers from modules suffers from oversimplicity . The 
programmer has no control over what aspects of the object ex-
ported are to go along with it . In some cases this is not a 
problem -- one can do little else with an exported procedure 
other than call it. However, with exported types, it would be . 
desirable to be able to control whether or not t he types's 
structure , the ability to assign variables of the type, etc., 
is exported along with the identifier . This problem, along 
with others, has been addressed in the recent language Modula 
2 [Wirth 1979]. 
The simplicity of Modula , while irritating 1n some 
respects , 1s also a great strength. The language is easy to 
grasp -- an admirable quality 1n a multiprogramming language. 
Modula programs are both easy to write and easy to follow in 
the sense that there should be no constructs unfamiliar to the 
user . 
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7 . 3 • Modula and the M-machine 
The M-machine design (and implicitly the design of 81700 
Modula) involves conflicting criteria. It is the interaction 
of these that gives the M-machine its flavor. 
Efficiency 1s an important criterion. Consideration of 
efficiency lead to the tone of the M-machine instruction set 
-- relatively low level. For example, jump and conditional 
Jump instructions are used instead of "while 11 instructions , 
etc . Thus, the semantic "distance" from Modula to the M-
machine is farther than strictly necessary. The lower level 
instructions are more efficient to interpret. Modula lends 
itself to translation to such an instruction set due to its 
simplicity. Also , if the M-machine was closer to Modula then 
the M-machine interpreter would have become much more complex 
an undesirable eventuality . 
Of course, efficiency is not a totally overriding 
criterion. If it were , the instructions such as LG (load 
global variable) would be 16 bits longer to accomodate an FDT 
entry and avoid the necessity of an FDT lookup. The savings 
1n space of going indirectly via the FDT to address variables 
1s so great that it takes only two references to a variable to 
start the savings : l 24 - bit FDT entry and two 8 - bit references 
in LG instructions gives 40 bits used, while 2 24-bit FDT en-
tries directly encoded in the LG instructions takes 48 bits. 
Similar considerations apply to many other areas of M-machine 
design . 
It 1s easy to compromise the simplicity of Modula and the 
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-machine by adding "n eeded " facilities. For example , at 
first glance the subarray facility added to B1700 Modula seems 
to be in this category. It is both an added complexity to the 
M-mach ine and unnecessary in Modula programs -- its effect can 
be had by moving the appropriate elements of the arrays one at 
a time . However, this feature is required for efficiency. In 
an operating system, movement of blocks of data from one place 
to another 1n memory 1s a common occurrence . Without 
subarrays , this would have to be coded 
for 1 : = a to b do rnemory[i] ·- memory[i+n] end 
which moves data one bit at a time! 
times slower than 
This code 1s many, many 
memory[a .. b] := memory[a+n .. b+n] ; 
which 1s implemented 1n a microcode loop moving 24 bits at a 
time. The resulting overheads of using the former approach 
would be entirely unacceptable . As for increasing M-machine 
complexity, some of the code for implementing subarrays was 
already necessary in the M-machine to handle array template 
parameters . These two features are integrated in the M-
machine so that the increase in complexity is not quite so 
great as it would first appear. 
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BNF . 
Appendix A: Syntax of 81700 Modula 
ote : the following syntax is written 1n an augmented 
It is the form used in pass l of the Modula compiler . 
The awkward constructs ( in the productions "SIMPLE TYPE" and 
11 INIT VALUE LIST ", for example) were necessary to make the 
grammar LL(l). 
If X and Y are strings of terminals and nonterminals se-
parated by II I" (alternation) then 
( X ) may be used for grouping 
( X )+ means one or more successive occurrences 
( X ) * means zero or more successive occurrences 
[ X J means X lS optional 
X I y means a list of X's separated by Y's 
X $ y means ( X ) or ( y ) or ( X y ) 
Terminal symbols are enclosed in apostrophes. 
PROGRAM= 
' MODULE ' 'ID' 
BLOCK= 
I • I BLOCK I ID I , 
. ' 
of X 
of X 
( CONSTS I TYPES 
' BEGIN ' STATEMENTS 
VARS 
'END' 
I PROCS I MODULES I VALUES )* 
CONSTS = 
' CONST ' 
CONST DEF= 
I ID' I - I 
( CONST DEF I • I , 
' 
) + . , 
( CONS~ANT I ' STRING-CONSTANT' 
TYPES= 
'TYP E ' ( TYPE DEF I • I , ) + ' 
TYPE DEF= 
'ID' I - I TYPE , 
VARS= 
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BITS CONSTANT) 
' 
VAR' ( VAR DEF I • I 
' 
VAR DEF= 
ID LIST 
PROCS = 
I • I 
. TYPE , 
) + ' 
PROC HEAD I • I I [ I USE I [ ID LIST] I • I I ] BLOCK 'ID' I • I 
' 
PROC HEAD= 
I PROCEDURE I I ID I [ FORMAL LIST J [ [ I ID I J 
I PROCESS I I ID I [ FORMAL LIST J 
MODULES= 
ODULE HEAD I; I [ I DEFINE' ID LIST '; I J 
[ 'USE 1 [ ID LIST] ';' ] BLOCK 'ID'';' 
MODULE HEAD= 
[ I INTERFACE I J I MODULE! I ID I 
I ' DEVICE' ' MODULE ' 'ID' 
I [ I ( I ID I I INTEGER-CONSTANT I ) 
VALUES= 
' VALUE ' 
VALUE DEF= 
' ID ' I - I 
( VALUE DEF I • I I ) + ' 
I l I 
~ , 
' 
I • I 
r ID' J 
( CONSTANT I ' STRING - CONSTANT ' 
I BITS CONSTANT ) , 
1 ( 1 INIT VALUE LIST 1 ) 1 
FORMAL LIST= 
I ( I ( [ [ I CON s T I I VAR I J ID LI s T 
[ ' ARRAY ' ID ' OF 1 ] 'ID' ] / 
I ) I 
' 
STATEMENTS= 
[ STATEMENT ] / 
STATEMENT= 
I • I 
' ' 
I • I 
. 
r ; r ) 
1 ID 1 ( [ VAR T RA I L ] 1 : = 1 E X PR I [ PRO C CALL T RA I L ] ) 
'IF' EXPR 'THEN' STATEMENTS 
( ' ELSIF' EXPR ' THEN ' STATEMENTS )* 
[ 1 ELSE I STATEMENTS ] 1 END 1 
1 CASE I EXPR I OF 1 ( [ CONSTANT LIST 1 : 1 
I BEGIN I STATEMENTS I END I ] / I; I ) I END I 
( 'FOR' 'ID' I:=' EXPR ( ' TO' - I 'D OWNTO ' ) 
I 'TO' ' WHILE ' ) 
EXPR ' DO' STATEMENTS ' END' 
' REPEAT ' STATEMENTS ' UNTIL ' EXPR 
' LOOP ' STATEMENTS 
( I WHEN I EXPR [ I DO I STATEMENTS ] I EXIT I 
STATEMENTS )* 'END' 
' WITH ' 'ID' [ VAR TRAIL] 'DO' STATEMENTS 'END' 
CONSTA T LIST= 
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CONSTANT [ I I CONSTANT] I ' COMMA ' ' 
CO STAT= 
[ I + I I I - I ] 
( u SIGNED co STANT / ( ' + ' / I I ) ) 
' CHAR - CO STANT ' 
' 
SIGNED CONSTANT = 
( ( I + I I I ) UNSIGNED CONSTANT ) + , 
UNSIGNED CONSTANT = 
I ID I I I INTEGER - CONSTANT I ' 
BITS CONSTANT= 
I [ I [ CONSTANT LIST ] I J I 
' 
TYPE= 
SIMPLE TY PE 
' ARRAY ' ( SIMPLE TYPE / 'C OMMA ' ) ' OF ' TYPE 
' RECORD ' FIELD LIST 'E ND ' 
' FILE ' ' OF ' TYPE , 
SIMPLE TYPE= 
( I ID I [ [ SIGNED CO NS TANT ] I •• I CONSTANT ] 
I ( ( ' INTEGER - CONSTANT ' $ SIGNED CONSTANT) 
I I CHAR - CONSTANT I ) 
I •• I CONSTANT) 
I(' ID LIST I ) I , 
FIELD LIST= 
( [ ID LI S T I: I TYPE ] I I; I ) 
[ ' CASE' 'I D ' I: I 'ID' 'OF' 
( [ CONSTANT LIST I. I I ( I FIELD LIST 
INIT VA LUE LIST= 
( I [ I ( CONSTANT 
I ) I j / I • I 
' 
) ] 
( ( I •• I CONSTANT $ I COMMA I CONSTANT LIST ) I] I 
I I ] I [ CONSTANT I BITS CONSTANT I I STRING - CONSTANT I 
I I ( I INIT VALUE-L IST I) I ] ) I I J I ) 
- -I CONSTANT I STRING - CONSTANT I I I ( I INIT VALUE LIST I) I ) 
I I COMMA I ' 
VAR TRAI L= 
( I [ I ( E XPR [ I I EXPR] I ' COMMA ' ) ' ] ' ' ID ' )+ , 
PROC CALL TRAIL= 
I ( ' ( EXPR / ' COMMA ' ) ' ) I , 
EXPR = 
' STRING-CONSTANT ' 
SIMPLE EXPR [ ( '=' '< >' I I ( I ' <=' I ) I 
SIMPLE EXPR] , 
SIMPLE EXPR = 
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' CHAR-CO STANT ' 
[ I + I I I - I J 
( FACTOR / ( 1 * 1 
/ ( , + r 
FACTOR= 
BITS CONSTANT 
I / ' 
' ID ' r PROC CALL TRAIL 
' INTEGER - CONSTANT ' 
I ( I EX PR I ) I 
' NOT ' FACTOR , 
ID LIST = 
' ID ' / ' COMMA ' 
1 22 
' DIV ' 
' OR ' 
' MOD ' 
I XOR I ) 
VAR TRP, IL ] 
I ' ,Z\ND ' ) 
) 
' 
9 . Appendix B : Virtual Modula Machine Instruction Set 
MNEM 
LG 
LL 
LN 
LE 
LF 
LLP 
LNP 
ST 
INVK 
JUMP 
JEQ 
JNE 
JGE 
JLT 
JGT 
JLE 
LlC 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. MODULA S - MACHINE OPERATIONS IN NUMERICAL ORDER . 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
• • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • 0 • • • • • • • • • • • 
. A - ABT INDEX 
B - SBT INDEX 
. C - CONSTANT 
KEY 
. D - DIRECTION OF JUMP (O=FORWARD,l=BACKWARD) 
. E - CT PROG REL BIT ADDRESS 
. F - FORMAL PARAMETER NUMBER (COUNTING BACKWARDS) 
I - OFFSET FROM TOP OF STACK 
. L - INSTRUCTION SIZE (O=SHORT FORM,l=LONG FORM) 
P - PC RELATIVE BIT OFFSET 
. R - RDTI INDEX 
. S - STATIC LEVEL 
T - ST INDEX 
. V - RDT VARIABLE INDEX 
. X - NOT RELEVANT 
. Y - SYSTEM CALL INTERFACE PACKET .SIZE 
. Z - FLAG FOR CONDITION JUMP COMPARISON WITH ZERO 
• 
• 
• 
• 
• 
• 
• 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
DESCR IPTION 
LOAD GLOBAL VARIABLE 
LOAD LOCAL VARIABLE 
LOAD NONLOCAL VARIABLE 
LOAD ARRAY ELEMENT VARIABLE 
LOAD FIELD VARIABLE 
LOAD LOCAL PARAMETER 
LOAD NONLOCAL PARAMETER 
STORE 
INVOKE RECORD 
JUMP 
JUMP EQUAL 
JUMP NOT EQUAL 
JUMP GREATER THAN OR EQUAL 
JU MP LESS THAN 
JUMP GREATER THAN 
JUMP LESS THAN OR EQUAL 
LOAD 1-BIT CONSTANT 
FORMAT 
OOOOLWV[VVVVV] 
OOOlLVVV[VVVVV] 
OOlOOSSSSWVVVVVV 
OOlOl[AAAAAA] 
OOllVVVVVVRRRRRR 
OlOOOFFFF 
OlOOlFFFFSSSS 
OlOl[AAAAAA] [AAAAAA] 
[RRRRRR] 
OllORRRRRRRR 
OlllDLPPPPPPPP[PPPPPPPP] 
lOOOOZDLPPPPPPPP[PPPPPPPP] 
lOOOlZDLPPPPPPPP[PPPPPPPP] 
lOOlOZDLPPPPPPPP[PPPPPPPP] 
lOOllZDLPPPPPPPP[PPPPPPPP] 
10100ZDLPPPPPPPP[PPPPPPPP] 
10101ZDLPPPPPPPP[PPPPPPPP] 
lOllC 
LENGTH 
8 [ 13] 
8 [ 13] 
17 
5 [ 11] 
16 
9 
13 
4 [10] [16 
12 
14 [22] 
16[24] 
16 [24] 
16 [24] 
16[24] 
16 [24] 
16(24] 
5 
CASE CASE JUMP llOOOOOOEEEEEEEEEEEEEEEEEEEE 28 
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CVAS 
CSB 
CSBS 
SYSC 
L24C 
CO VERT ARRAY TO SUBARRAY 
CHECK SCALAR BOUNDS 
CHECK SCALAR SOUNDS & STORE 
SYSTEM CALL 
LOAD 24-BIT CONSTANT 
L8CN LOAD 8-BIT CONSTANT NEG. 
LSC LOAD STRI LG CONSTANT 
IFOR BEGIN A INCR. FORLOOP 
NFOR EXT FORLOOP VALUE 
DFOR BEGIN A DECR . FORLOOP 
LAP 
LS 
ADD 
SUB 
LBC 
LFOR 
INCl 
DECl 
MUL 
DIV 
LOAD ARRAY PARAMETER 
LOAD SUBARRAY 
ADDITION 
SUBTRACTION 
LOAD 8-BIT CONSTANT 
LOAD FOR INDEX 
INCREMENT BY 1 AND STORE 
DECREMENT BY 1 AND STORE 
MULTIPLICATION 
DIVISION 
MUL2 MULTIPLY BY POWER OF 2 
ENDC END CASE 
DIV2 DIVIDE BY POWER OF 2 
MOD2 MODULUS BY POWER OF 2 
END END INVOCATION 
llO OOOOl[AAAAAA] 
11000010888888 
llOOOOllBBBBBB 
llOOOlOOYYYY 
11000101cccccccccccccccc .. 
8 [ 14 J 
14 
14 
11 
.. cccccccc 32 
llOOOllOCCCCCCCC 16 
llOOOlllTTTTTTTTTTTTT 21 
llOOlOOLPPPPPPPP[PPPPPPPP] 16[24] 
1100101LPPPPPPPP[PPPPPPPP] 16[24] 
1100110LPPPPPPPP[PPPPPPPP] 16[24] 
llOOlllOFFFFSSSS 16 
llOOllll[AAAAAA] 8 [14] 
110100 6 
110101 6 
llOllOCCCCCCCC 14 
llOlllIIIII 11 
1110000 7 
1110001 7 
1110010 7 
1110011 7 
1110100 7 
1110101 7 
1110110 7 
1110111 7 
1111000000 10 
ADR ABSOLUTE ADDRESS OF VARIABLEllllOOOOOl 10 
OR 
AND 
XOR 
NOT 
MOD 
VAL 
INCLUSIVE OR 
AND 
EXCLUSIVE OR 
LOGICAL COMPLEMENT 
MODULUS 
CONVERT ADDRESS TO VALUE 
1111000010 10 
1111000011 10 
1111000100 10 
1111000101 10 
1111000110 10 
1111000111 10 
LCSS LOAD COMPLEMENT, SKP 5 BITS 1111001000 10 
NEG NEGATE 1111001001 10 
INC INCREMENT 
DEC DECREMENT 
AM G AMONG(I , BITS) 
LBE LOAD BITS ELEMENT 
SIZE SIZE OF SUBARRAY 
WAIT WAIT ON SIGNA L 
SEND SEND A SIGNA L 
1111001010 10 
1111001011 10 
1111001100 10 
1111001101 10 
IN BITS 1111001110 10 
1111001111 10 
1111010000 10 
LSSB LOAD SUBARRAY & SIZE IN 
LSSE LOAD SUBARRAY & SIZE IN 
LOW LOWER BOUND OF SUBARRAY 
HIGH UPPER BOUND OF SUBARRAY 
LSVB LOAD SAVE BOUNDS PAIRS 
BITS1111010001 10 
ELE.1111010010 10 
HALT HALT PROGRAM 
LUMS LOAD USER-MEMORY SUBARRAY 
LMS LOAD MEMORY SUBARRAY 
USER USER PROGRAM CALL 
DOIO DO I r PUT/OUTPUT OPERATION 
DTB CONVERT DECIMAL TO BINARY 
STD CONVERT BI_ARY TO DECIMAL 
1111~10011 10 
1111010100 10 
1111010101 10 
1111010110 10 
1111010111 10 
1111011000 10 
1111011001 10 
1111011010 10 
1111011011 10 
1111011100 10 
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INCC I CREME T VAR , CHK , & STORE llllOlllOlBBBBBB 
DECC DECREMENT VAR , CHK , & STORE llllOllllOBBBBBB 
16 
16 
IOP ILLEGAL OPERATIO 1111011101 THRU 1111111111 10 
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l O. Append ix C: Sa mp le SM odula Pr og r am wi th Gene r 2ted Code 
mo d ul e list ; 
(* t hi s pr ogra m re ad s c a r d s from t he c a r d r eade r a nd pr i nts them 
on the line printer . *) 
type 
descriptor= 
record 
end ; 
line= 
aea : integer ; 
result : bits ; 
rep : integer ; 
op : bits ; 
a , b , c intege r; 
record 
end ; 
text : array l 
len : 0 . . 80 ; 
device module input[l] ; 
d efine fetch ; 
use descriptor , line ; 
var 
80 of char ; 
in pos,out pos , count O .. 8 ; 
buffer : array l .. 8 of line ; 
non_empty , non_full : signal ; 
proced u re fetch(var 1 line) ; 
use buffer , count , non empty,non full,out pos ; 
begin 
if count= 0 then wait(non empty) end ; 
1 : = buffer[out_pos] ; 
dec(count) ; out pos ·- out pos mod 8 + l ; 
send(non full) ; 
end fetch ; 
process card_reader ; 
use buffer , count , non empty , non full,in pos , d escriptor; 
const 
var 
test_until_ready_op = [0 , 3] ; 
read op = [] ; 
cdr : descriptor ; 
begin 
with cdr do 
rep : = O; 
loop 
op ·- test until re ad y op ; 
doi o (c d r) ; 
o p : = re a c op ; 
loop 
r e sult : = [] ; 
r e sult·- [ ]; 
if count= 8 the n wait(non f u ll) end ; 
a . a d r (buff e r [ in po s J • t ex t) ; 
126 
b := a+ size(buffer[in pos] 
doio(cd r); 
. text); 
when result[OJ exit; 
buff e r [ in_pos] . len . 
inc (count); in_pos . 
send(non empty) ; 
(aea - a); 
end 
begin 
end ; 
end ; 
end ; 
car d reader ; 
in_pos : = l; 
card reader ; 
end input ; 
out pos 
device mo d ule output[3] ; 
define deposit ; 
use descriptor , line ; 
var 
·- l; count 
in pos,out pos,count O .. 8 ; 
buffer : ar ray 1 .. 8 of line; 
non empty , non full : signal ; 
procedure deposit(l : line) ; 
1n pos mod 8 + l; 
·- O; 
use buffer , count , non empty ,non full,in pos; 
begin 
if count= 8 then wait(non full) end ; 
bu f f e r [ in _po s J : = 1 ; 
i n c ( count ) ; i n _po s . 1 n _po s mod 8 + 1 ; 
send(non empty) ; 
end deposit ; 
process line printer ; 
const 
var 
test_until reody_op = [0 , 3] ; 
write op= [1,3 .. 6] ; 
lpt : descriptor ; 
begin 
with lpt do 
rep : = O; 
loop 
op ·- tes:t until ready op ; result :- []; 
doio (lpt) ; 
op : = write op; 
loop 
result := [] ; 
if count= 0 then wait(non empty) end ; 
a : = adr (buffer [out_pos]. text) ; 
b : = a + buffer [out po s J . 1 en ; 
doio(lpt) ; 
when r esu lt[OJ exit ; 
end; 
end ; 
dec(count); out pos ·- out pos mod 8 + l ; 
send(non full); 
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var 
end ; 
end line printer ; 
begin 
in_pos : = l ; out p9s . 
line_printer ; 
e:nd output ; 
1 : line ; 
begin 
repeat 
fetch(l) ; deposit(l) ; 
. 
- ( count . 0 . ( 
until (l . text[l] = '*' ) and (l . text[2] = ' e ' ) and 
(l . text[l] = ' n ' ) and (l . text[2] = ' d ' ) and 
(l . len >= 32) ; 
end list . 
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GENERi\TED CODE 
POillTER TABLE 
LANGUAGE: 000000000000000000000000 
RDTL : 67 
BT: 
SBT : 
DT : 
IPB : 
4938 
0 
5130 
5754 
RECORD DESCRIPTION TABLE INDEX 
2896 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
861 
468 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1566 
RECORD DESCRIPTION TABLES 
544 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
1894 
RDT LOCATION : 2896 RDT TYPE: PROCESS 
TOTA L SIZE : 13231 
NUMBER OF PARAMETERS : 0 
LOCAL SIZE : 12091 
INTERFACE/DEVICE PROCESS FLAG : 0 
DEVICE : 3 
FDT LENGTH : 13 
FDT : 
0 SC - 4 
l SC-4 
2 SC -4 
3 ARRAY 
4 SC - 24 
5 SC - 24 
6 SC-4 
7 SC-4 
8 SC-4 
ARRAY 
SC - 24 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
9 
10 
11 
12 
SC - 24 0 
RECORD 0 
972 
976 
980 
984 
6160 
6184 
6208 
6212 
6216 
6220 
11396 
11420 
11444 
2970 
RDTI : 
ST : 
ABTL : 
SBTL: 
STATE : 
SIZE: 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
CODE BEGI SAT : 
2970 
2970 LG 0 
2978 LlC l 
begin (* module input *) 
1 n po s : - l; 
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3578 
0 
3 
0 
5586 
17198 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
0 
572 
2983 ST 
2987 LG 
2995 LlC 
3000 ST 
3 0 0 4 LG 
3C_2 LlC 
2017 ST 
3021 I VK 
3033 
3033 
3033 LG 
3041 LlC 
3046 ST 
3050 LG 
3058 LlC 
3063 ST 
3067 LG 
3080 LlC 
3085 ST 
308 9 INVK 
3101 
3101 
3101 
3101 LG 
3114 INVK 
3126 LG 
313 9 INVK 
3151 LG 
3164 LF 
3180 LlC 
3185 LE 
3196 L8C 
3210 JNE 
3234 LG 
3247 LF 
3263 L8C 
3277 LE 
3288 L8C 
3302 JNE 
3326 LG 
3339 LF 
3355 L8C 
3369 LE 
3380 L8C 
3394 J E 
3418 LG 
3431 LF 
3447 L8C 
3461 LE 
3472 L8C 
3486 J E 
3510 LG 
1 
1 
2 
0 
65 
6 
1 
7 
1 
8 
0 
67 
12 
64 
12 
66 
12 
0 , 2 
1 
0 
II * II 
- 133 (3101) 
12 
0 , 2 
2 
0 
" E " 
- 225 (3101) 
12 
0 , 2 
3 
0 
"N " 
-317 (3101) 
12 
0 , 2 
4 
0 
II D 11 
-409 
12 
(3101) 
3523 LF 1 , 2 
3539 L8C 32 
out pos .- l · 
' 
count ·- O; 
card re2der ; 
end input ; 
begin (* module output*) 
1 n po s . 1 ; 
out pos 
count . 
. - 1 . 
' 
0 ; 
line_ printer ; 
end output ; 
begin (* module list *) 
repeat 
fetch(l) ; 
deposi t (l) ; 
until (l . text[l] = '*' ) 
and (l . text[2] = ' e 1 ) 
and (l . text[3] = ' N 1 ) 
and (l . text[4] = ' D ' ) 
and (l . len >= 32) ; 
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3553 JLT -476 (3101) 
3577 E D end list . 
RDT LOCATIO . 468 RDT TYPE : RECORD . 
RECORD SIZE : 168 
FDT LENGTH: 7 
FDT : 
0 SC - 24 0 0 
1 ARRAY 0 24 
2 SC - 24 0 48 
3 ARRAY 0 72 
4 SC - 24 0 96 
5 SC -2 4 0 120 
6 SC -2 4 0 144 
RDT LOCATION : 544 RDT TYPE : RECORD 
RECORD SIZE : 647 
FDT LENGTH : 2 
FDT : 
0 ARRAY 0 0 
1 SC -7 0 640 
RDT LOCATION : 57 2 RDT TYPE : PROCEDURE 
STATIC LEVEL : 1*48 = 48 
NUMBER OF PARAMETERS: 1*24 = 24 
INTERFACE PROCEDURE 
LOCAL SIZE : 
FDT LENGTH : 
638 
638 
646 
670 
678 
683 
69 3 
FDT : 
CODE 
LG 
JNEZ 
LG 
LlC 
WAIT 
BEGINS 
2 
+23 
4 
0 
693 LLP 0 
702 LG 3 
710 LG 1 
718 LE l 
729 ST 2 
739 LG 2 
747 DECl 
754 LG l 
7 6 2 LG l 
770 L8C 3 
784 MOD2 
791 LlC l 
796 ADD 
802 ST 
806 LG 
814 SEND 
824 END 
5 
107 
0 
AT : 638 
( 6 9 3) 
FLAG : l 
begin ( * procedure fetch *) 
if count= 0 then 
wa.it(non empty) ; 
end ; 
l : = buffer(out pos]; 
dec(count) ; 
out pos ·- out pos mod 8 + l; 
send(non full) ; 
end fetch ; 
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RDT LOCATION: 861 RDT TYPE : PROCESS 
TOTAL SIZE : 1140 
UMBER OF PARAMETERS : 0 
LOCP.L SIZE : 1140 
INTERFACE/DEVICE PROCESS FLAG: l 
DEVICE : l 
FDT LENGTH : l 
FDT : 
0 RECORD l 
CODE BEGINS AT : 93 5 
0935 
0935 LL 
0943 
0955 
0953 
0968 
0972 
0972 
0980 
1012 
1016 
1024 
1029 
1033 
1050 
1060 
1068 
1073 
1077 
1077 
1085 
1090 
1094 
1102 
1116 
1140 
1148 
1153 
1163 
1163 
1171 
1179 
1187 
1198 
1214 
1224 
1228 
1236 
1244 
1276 
1282 
1286 
1303 
INVK 
LL 
LlC 
ST 
LL 
L24C 
ST 
LL 
LlC 
ST 
LN 
DOIO 
LL 
LlC 
ST 
LL 
LlC 
ST 
LG 
L8C 
JNE 
LG 
LlC 
WAIT 
LL 
LG 
LG 
LE 
LF 
ADR 
ST 
LL 
LL 
L24C 
ADD 
ST 
LN 
DOIO 
0 
l 
2 
0 
3 
[ 0 , 3 J 
1 
0 
1 , 0 
3 
0 
1 
0 
2 
8 
+23 (1163) 
5 
0 
4 
3 
0 
1 
0 , 2 
5 
4 
640 
1 , 0 
972 
begin (* process card reader*) 
with CDR do 
rep := O; 
loop 
op .- test until ready op ; 
result · -[] ; 
doio(cdr) ; 
op:= read op ; 
loop 
result · -[] ; 
if count= 8 then 
wait (non full); 
end ; 
a : = ad r (buffer [ in po s] . text) ; 
b: =a+ size (buffer [ in po s J • text) 
doio(cdr) ; 
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1313 LL 
1321 L_C 
1326 LE 
1331 JNEZ 
1355 LG 
1363 LG 
1371 LE 
1382 LF 
1398 LL 
1406 LL 
1414 SUB 
1420 ST 
1424 LG 
1432 INCl 
439 LG 
1447 LG 
1455 L8C 
1469 MOD2 
1476 LlC 
1481 ADD 
1487 ST 
1491 LG 
1499 SEND 
J. 5 0 9 JUMP 
1531 JUMP 
1553 END 
1563 END 
l 
0 
+177 (1531) 
3 
0 
l 
1 , 2 
0 
4 
2 
0 
0 
3 
l 
4 
- 454 (1077) 
- 581 (972) 
~hen result[OJ exit ; 
buffer [in pos]~len:=aea-a; 
inc(count) ; 
1n pas · - 1n pas mod 8 + l ; 
send(non empty) ; 
end ; 
end ; 
end ; 
end card reade r; 
RDT LOCATION : 1566 RDT TYPE : PROCEDURE 
STATIC LEVEL : 1 * 48 = 48 
UMBER OF PARAME TERS : 1*24 = 24 
INTERFACE PROCEDURE F LAG : 1 
LOCAL SIZE : 107 
FDT LENGTH : 0 
FDT : 
CODE BEGINS AT : 1632 
*** Simi_ar to fetch*** 
RDT LOCATION : 1894 RDT TYPE : PROCESS 
TOTAL SIZE : 1 1 40 
NUMBER OF PARAMETERS : 0 
LOCAL SIZE : 1140 
INTERFACE/DEVICE PROCESS F LAG : 1 
DE ICE : 3 
FDT LENGTH : 1 
FDT : 
0 RECORD 1 972 
CODE BEGINS AT : 1968 
*** Similar to card reader** * 
ARRAY BOU DS TABLE 
1 80 
1 . . 8 
SC-8 1 
RECORD 0 
3 
647 
133 
l • . 8 RECORD 0 647 
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11 . Appendix D: Selected Excerpts from Modula Interpreter 
%%%%%%%%%%%%%%%%%%% 
INSTRUCTION .CYCLE % HERE FOR EACH INSTRUCTION 
%%%%%%%%%%%%%%%%%%% 
% 
% 
% COME HERE FOR EACH MODULA INSTRUCTION 
% 
% CHECK FOR INTERRUPTS AND SERVICE IF ALLOWED , THEN 
% EXECUTE NEXT INSTRUCTION. PROCESS MUST BE READY. 
g.. 
0 
% 
IF ANY . INTERRUPT THEN % ANY INTERRUPTS? 
BEGIN % YES - TRY TO HANDLE THEM 
IF SYSTEM FALSE CALL USER.INTERRUPT% 
IF INTERFACE FALSE CALL SYSTEM.INTERRUPT% HANDLE IF NOT 
% INTERFACE 
END % 
MOVE PC TO FA % GET ADDR OF NEXT INSTR 
READ 24 BITS TO T g.. 0 READ INSTRUCTION BITS TO T 
MOVE TA TOM % JUMP ON FIRST 4 BITS 
JUMP FORWARD % 
GO TO LG . OP % LOAD GLOBAL 
GO TO LL . OP % LOAD LOCAL 
GO TO SWITCH.l % SWITCH ON LN OR LE 
GO TO LF.OP % LOAD FIELD 
GO TO SWITCH.2 % SWITCH ON LLP OR LNP 
GO TO ST . OP g.. 0 STORE 
GO TO INVK . OP % INVOKE 
GO TO JUMP.OP % JUMP 
GO TO JEQ.JNE.OP % JEQ AND JNE 
GO TO JGE.JLT.OP % JGE AND JLT 
GO TO JGT.JLE.OP % JGT AND JLE 
GO TO LlC . OP % LOAD 1-BIT CONSTAN T 
GO TO SWITCH . 3 % 
GO TO SWITCH.4 % 
GO TO SWITCH.5 % 
GO TO SWITCH.6 % 
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%%%%%%%%% 
CASE . OP% 
%%%%%%%%% 
% 
% 
CASE JUMP 
% FORMAT : XXXXXXXXEEEEEEEEEEEEEEEEEEEE 
% 
% DESCRIPTION: 
% GETS THE E'TH CASE TABLE , POPS THE CASE INDEX, CHECKS 
% THAT IT IS WITHIN RANGE, PUSHES THE END OF THE CASE 
% STATEMENT OTO THE STACK (FOR USE BY ENDC OPS) AND GOES 
% TO THE SELECTED CASE. 
% 
% CALLS: POP.VALUE, PUSH.VALUE 
% 
% 
COUNT FA UP BY 8 
READ 20 BITS TO X INC FA 
MOVE FA TO PC 
MOVE PROG.BASE TOY 
SAVE(SUM) 
CALL POP.VALUE 
RESTORE(FA) 
MOVE T TO X 
READ 24 BITS TOY INC FA 
MOVE DIFF TO X 
IF MSBX THEN 
ERROR(CASE . LWB) 
READ 12 BITS TOY INC FA 
IF X>Y THEN 
ERROR(CASE . UPB) 
READ 16 BITS TO LINC FA 
SHIFT X LEFT BY 4 BITS 
MOVE FA TOY 
MOVE SUM TO FA 
READ 16 BITS TO X 
MOVE @FFFF@ TOY 
IF X=Y THEN 
ERROR(CASE .MID) 
MOVE PC TOY 
MOVE SUM TO PC 
MOVE L TO X 
MOVE SUM TOT 
CALL PUSH.VALUE 
CYCLE 
% SET UP TO READE FIELD 
% READE 
% SAVE END OF CASE OP 
% GET PROGRAM BASE 
% SAVE ABS BIT ADDR OF CASE TABLE 
% GET CASE INDEX 
% GET CASE TABLE TO FA 
% PUT CASE INDEX IN X 
% GET LOWER BOUND 
% NORMALIZE THE CASE INDEX 
% IF NORM . INDEX< 0 
% LOWER BOUND OF CASE ERROR 
% GET NORMALIZED UPPER BOUND 
% IF CASE INDEX> UPPER BOUND 
% UPPER BOUND OF CASE ERROR 
% GET END OF CASE STMT OFFSET 
% FA REL BIT ADDR OF CASE ENTRY 
% 
% ADDR OF SELECTED CASE 
% READ THE CASE 
% THIS IS THE NO-CASE VALUE 
% IF NOT A CASE 
% THEN CASE SELECT ERROR 
% GET CURR PC 
% SET PC TO THE SELECTED CASE 
% GET THE END OF CASE STMT 
% ABS BIT ADDR OF END OF STMT 
% PUSH THIS FOR ENDC.OP 
% GO ·oN TO NEXT OP 
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%%%%%%%%%% %%% 
ABS . ADDR ESS% COM PUTE THE ABSOLUTE BIT ADDRESS FROM AM . ADDRESS 
%%%%%%%%%%%%% 
% 
% 
% INP UT : 
% T M. ADDRESS 
% 
% OUTPUT : 
% FA ABSO LU TE BI T AD DRESS 
% 
% USES: T 
% 
% 
IF T(O) OR T(l) OR T(2) FALSE THEN 
BEGIN 
END 
IF T(M.BASE) FALSE THEN 
BEGIN 
END 
EXTRACT M.OFFSET 
MOVE T TO FA 
ADD G.B TO FA 
EXIT 
EXTRACT M.OFFSET 
MOVE T TO FA 
ADD P . B TO FA 
EXIT 
CLEAR TA 
MOVE T TO FA 
EXIT 
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% 
% 
% 
% 
% 
% 
% 
% 
2-0 
% 
% 
% 
% 
% 
% 
% 
% 
I F NOT ABS M.ADDR ESS 
IF NOT PROCESS BA SED 
GET OFFSET 
OFF S ET TO FA 
M.Z\K E GLOBAL ABSOLUT E 
RE TURN 
GET OFFSET 
INTO FA 
MA KE PROCESS ABSOLUTE 
RETURN 
IF ABS M. AD DRESS 
P ur 20 BITS IN FA 
%%%%%%%%% 
GET . RDT % GET ADDRESS OF RDT GIVEN E TTRY NUMBER INTO RDTI 
%%%%%%%%% 
% 
% 
% INPUT : 
% X 
% 
% OUTPUT : 
RDTI ENTRY 
% y ROT ADDRESS 
% 
% USES : X, Y,FA 
% 
% 
MULT . 20(X) 
MOVE PROG . BASE TO FA 
NUMBER 
COUNT FA UP BY PT.RDTI 
READ 20 BITS TO y 
MOVE SUM TO X 
MOVE PROG . BASE TO y 
MOVE SUM TO FA 
READ 20 BITS TO X 
MOVE SUM TO y 
EXIT 
% 
% 
% 
% 
% 
% 
% 
% 
9-0 
% 
RDTI REL BIT ADDR OF RDTI ENTRY 
GET PROG BASE 
ABS BIT ADDR OF RDTI ADDR 
GET PROG REL BIT ADDR OF RDTI 
PROG REL BIT ADDR OF RDTI ENTRY 
ABS BIT ADDR OF RDTI ENTRY 
PROG REL BIT ADDR OF RDT TO X 
ABS BIT ADDR OF RDT TOY 
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%%%%%%%%%%% 
POP . VALUE% 
%%%%%%%%%%% 
% 
POP A SCALAR (OR BITS) VALUE OFF THE STACK I lTO T 
DO A FETCH IF TOS IS AN ADDRE SS 
% 
% INPUT : NONE 
% 
% OUT PUT: 
% 
% 
T VALUE 
% USES: FA,SIGN 
% 
% CALLS: SCALAR .LENGTH, ABS .ADDRESS 
% 
% 
SET SIGN 
%%%%%%%%%%%%%%% 
P OP.TOP.VALUE% COMMON CODE FOR POP.VALUE AND TOP.VALUE 
%%%%%%% %%%%%%%% 
% 
% INPUT : 
% SIGN SET IF POP, RESET IF TOP 
% 
MOVE SP TO FA 
MOVE WSF TOT 
ROTATE T RIGHT BY 1 BIT 
IF SIGN THEN 
MOVE T TO WSF 
IF T(O) FALSE THEN 
BEGIN 
% STACK POINTER TO FA 
% GET ADDRESS BITS 
% BIT FOR TOP TO T(O) 
% IF A POP THEN 
% PUT OUT POPPED WSF 
% IF VALUE IN TOS 
% 
READ 24 BITS REV TOT DEC FA% GET THE VALUE 
IF SIGN THEN % IF POPPING 
MOVE FA TO SP % SAVE NEW SP 
EXIT 
END 
READ 24 BITS REV TOT DEC FA 
IF SIGN THEN 
MOVE FA TO SP 
SAVE(X) 
CALL SCALAR . LENGTH 
SAVE(T) 
CALL ABS .ADDRESS 
RESTORE(T) 
MOVE XTO CP 
READ TO X 
IF TA= 13 THEN 
BEGIN 
IF MSBX THEN 
BEGIN 
MOVE CMPX TO X 
MOVE 24 TO CP 
MOVE CMPX TO X 
% DONE 
% 
% GET M.ADDRESS FROM TOS 
% IF POPPING 
% SAVE NEW SP 
% SAVE X FOR SCRATCHING IN 
% LENGTH TO X 
% SAVE THEM . ADDRESS 
% GET THE ABS ADDRESS IN FA 
% RESTORE THEM . ADDRESS 
% LENGTH TO CP 
% READ LENGTH BITS 
% IF SIGN EXTENSION NEEDED 
% 
% IF NEGATIVE VALUE 
% 
% DO EXTENSION 
% 
% EXTENDED VALUE IN X 
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END % 
END % 
MOVE 24 TO CP % RESET CP TO STANDARD 24 
MOVE X TO T % RESULT GOES TO T 
RESTORE(X) % RESTORE THE SAVED X 
EXIT % 
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12 . Appendix E : Rema r ks on Modu_a Operating System Design 
In this appendix general remarks on the design of an 
operating system (called JAS for historical reasons) to be 
implemented in 81 700 Mo du la are made. 
The emphasis is on simplicity. Since such a n operating 
system would be used primarily by those developing and testing 
interpreters , the requirements imposed on microprogrammers by 
the operating system should be minimised : 
1.) Th e operating system interfa ce should require little 
fiddling around 1n an interpreter 1n order to set up 
a call to the operat i ng system . 
2 . ) The operating system should require as little as 
possible of the microprogram. A minimal set of r e-
quirements would be that it should keep within 
UMEMORY and should check for interrupts regularly . 
The operating system should not require that the mi -
croprogram handle complex memory management schemes 
involving relocating the microp ro g r am itself or the 
virtual mach i ne code it 1s interpret i ng , thus allow-
ing the m1croprogrammer to us e absolute add resses . 
The operating system sho u ld cater for m1croprogrammers. 
For instance , it should allow easy specification of what in -
terprete r to use for what virtual machine code when it 1s 
executed . Furthermore , the file system should provide disk 
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files with bit addressability . This would aid 1n generating 
virtual machine code . (The Modula compiler's bitfiles would 
map directly onto these files, for example.) 
In addition to the operating system, other programs would 
be needed to run under it. This includes normal utilities 
such as a command line interpreter and a text editor. Also, a 
MIL replacement (BML perhaps) would need to be provided, in-
cluding a simple microprogram link-editor, enabling libraries 
of microcode to be developed. Another interesting idea would 
be a generalised assembler, enabling symbolic virtual machine 
code to be assem bled to a binary program image. Such an as-
sembler could support the resolution of span-dependent codes. 
As a final thought, it might be useful to have a 81700 
interpreter, for debugging interpreters . 
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